

# TM52F5264B/64C/ 68B/68C DATA SHEET Rev 0.94

**tenx** reserves the right to change or discontinue the manual and online documentation to this product herein to improve reliability, function or design without further notice. **tenx** does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. **tenx** products are not designed, intended, or authorized for use in life support appliances, devices, or systems. If Buyer purchases or uses **tenx** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **tenx** and its officers, employees, subsidiaries, affiliates and distributors harmless against all claims, cost, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use even if such claim alleges that **tenx** was negligent regarding the design or manufacture of the part.



## **AMENDMENT HISTORY**

Version	Date	Description
V0.90	Jan, 2017	New release.
V0.91	Feb, 2017	Remove package DIP 24
V0.92	Mar, 2017	Add TM52F5264B/68B DC Characteristics
V0.93	Aug, 2017	<ol> <li>FRC accuracy &amp; Temp. curve</li> <li>Add Tiny current description</li> <li>Modify SPI Block diagram</li> <li>Modify TK CLD dis-charge Time</li> <li>Other detail</li> </ol>
V0.94	Jun, 2018	<ol> <li>Add package SSOP 20/ SSOP 24</li> <li>Add operating voltage vs. temperature characteristics graphs</li> </ol>



## CONTENTS

AM	ENDN	IENT HISTORY	2
TM	52 <sub>Series</sub>	F52xx FAMILY	5
GEN	IERA	L DESCRPTION	6
BLC	OCK E	DIAGRAM	6
FEA	TURI	ES	7
PIN	ASSI	GNMENT	
PIN	DESC	CRIPTION	12
		MARY	
		ONAL DESCRIPTION	
1.		J Core	
1.	1.1	Accumulator (ACC)	
	1.1	B Register (B)	
	1.3	Stack Pointer (SP)	
	1.4	Dual Data Pointer (DPTRs)	16
	1.5	Program Status Word (PSW)	17
2.	Men	nory	
	2.1	Program Memory	
	2.2	Data Memory	21
3.	Pow	er	23
4.	Rese	et	25
	4.1	Power on Reset	
	4.2	External Pin Reset	
	4.3	Software Command Reset	
	4.4	Watchdog Timer Reset	
	4.5	Low Voltage Reset	25
5.	Cloc	ck Circuitry and Operation Mode	27
	5.1	System Clock	27
	5.2	Operation Mode	
6.	Inter	rupt and Wake-up	
	6.1	Interrupt Enable and Priority Control	29
	6.2	Pin Interrupt	
	6.3	Idle Mode Wake up and Interrupt	
	6.4	Stop Mode Wake up and Interrupt	
7.	I/O I	Ports	35
	7.1	Port1 & P2.1~P2.0 & P3.6~P3.0	
	7.2	P3.7	



	7.3	P0.3~P0.0	2
8.	Time	rs4	4
	8.1 8.2 8.3 8.4	Timer0/1       4         Timer2       4         Timer3       4         T0O and T2O Output Control       4	5 7
9.	UAR	Т4	9
10.	PWM	1s	1
11.	ADC	5	4
		ADC Channels	
12.	Touc	h Key (F5268 Only)	8
13.	Seria	l Peripheral Interface (SPI)6	2
14.	In Ci	rcuit Emulation (ICE) Mode6	7
SFR a	& CF	GW MAP6	8
cSFR	& CI	FGW DESCRIPTION	0
INST	'RUC'	TION SET	2
ELE	CTRI	CAL CHARACTERISTICS8	5
1.	Abso	lute Maximum Ratings	5
2.	DC C	Characteristics	5
3.	Cloc	k Timing	8
4.	Reset	t Timing Characteristics	8
5.	ADC	Electrical Characteristics	8
6.	Chara	acteristics Graphs	9
PAC	KAGI	E INFORMATION9	2



## TM52<sub>Series</sub> F52xx FAMILY

#### **Common Features**

CPU	MTP/Flash Program Memory	RAM Bytes	Dual Clock	Operation Mode	Timer0 Timer1 Timer2	UART	Real-time Timer3	LVD	LVR
Fast 8051 (2T)	4K~16K With IAP, ISP, ICP	256 ~ 512	SXT SRC FXT FRC	Fast Slow Idle Stop	8051 St	andard	15-bit	2.3V	1.8V 2.3V 2.9V

*Note:* IAP, ISP only for Flash type program memory

### **Family Members Features**

P/N	Program Memory	RAM Bytes	IO Pin	PWM	SAR ADC	Touch Key	LCD	LED	SPI	Others
TM52-M5254	MTP	256	18	(8+2)-bit	12-bit	_				
TM52-M5258	4K Bytes	230	10	x2	12-ch	14-ch	_	_	_	—
TM52-F5264	Flash	256	22	(8+2)-bit	12-bit	-			Yes	
TM52-F5268	8K Bytes	230	22	x2	12-ch	14-ch	_	—	168	_
TM52-F5274	Flash	512	30	(8+2)-bit	12-bit	_	4x18	4x18	Yes	
TM52-F5278	8K Bytes	312	30	x2	12-ch	14-ch	4X10	4X10	res	_
TM52-F5273	Flash	768	30	(8+2)-bit	12-bit	_	4x20	8x16	Yes	
TM52-F5276	16K Bytes	/08	50	x2	12-ch	16-ch	4X20	8X10	res	—
TM52-F5288	Flash	512	42	(8+2)-bit	12-bit	_	8x20	8x20	Yes	
TM52-F5284	16K Bytes	512	42	x2	12-ch	12-ch	0X2U	0X2U	res	_

P/N	Operation	-	peration Cur V=1, PWRS			Max. System Clock (Hz)						
<b>F</b> /1 <b>N</b>	Voltage	Fast FRC	Slow SRC	Idle SRC	Stop	SXT	SRC	FXT	FRC			
TM52-M5254	1.9~5.5V	2.0mA	21 A	5.2µA	<0.1µA	32K	80K	6M	7.37M			
TM52-M5258	1.9~J.J v	2.0111A	21µA	<i>3.2μΑ</i>	<0.1µA	JZIX	OUK	UIVI	/.3/111			
TM52-F5264B	1.8~5.5V	2.5mA	9µA	3μΑ	< 0.1µA	32K	24K	8M	7.37M			
TM52-F5268B	1.8~3.3 v	2.311A	9μA	эμΑ	< 0.1µA	52 <b>K</b>	24K	OIVI	7.37IVI			
TM52-F5264C	2.0~5.5V	2.5mA	12µA	611 A	211 /	32K	24K	8M	7.37M			
TM52-F5268C	2.0~5.5 v	2.311A	12μΑ	6µA	3μΑ	52 <b>K</b>	24K	OIVI	7.37IVI			
TM52-F5274C	2.0~5.5V	2.5mA	12µA	611 1	211 /	32K	24K	8M	7.37M			
TM52-F5278C	2.0~J.J v	2.JIIIA	12μΑ	бμА	3μΑ	JZK	24 <b>N</b>	0111	/.3/111			
TM52-F5273B	1.8~5.5V	2.5mA	12µA	611 1	3µA	32K	24K	10M	9.83M			
TM52-F5276B	1.0~0.0 V	2.J111A	$12\mu A$	бμА	<i>σμΑ</i>	JZK	24 <b>N</b>	10101	2.03111			
TM52-F5288C	1.9~5.5V	2.3mA	22µA	4.5µA	< 0.1µA	32K	80K	8M	7.37M			
TM52-F5284C	1.9~3.3 V	2.3111A	ΖΖμΑ	4.3μΑ	< 0.1µA	JZK	NUO	0111	7.37111			




## **GENERAL DESCRPTION**

**TM52** <sub>Series</sub> **F5264B/64C/68B/68C** are versions of a new, fast 8051 architecture for an 8-bit microcontroller single chip with an instruction set fully compatible with industry standard 8051, and retains most 8051 peripheral's function block. Typically, the **TM52** executes instructions six times faster than the standard 8051 architecture.

The **TM52-F5264B/64C/68B/68C** provides improved performance, lower cost and fast time-to-market by integrating features on the chip, including 8K Bytes Flash program memory, 256 Bytes SRAM, Low Voltage Reset (LVR), Low Voltage Detector (LVD), dual clock power saving operation mode, SPI Interface, 8051 standard UART and Timer0/1/2, real time clock Timer3, 2 set (8+2)-bit PWMs, 12 channels 12-bit A/D Convertor, 14 channels Touch Key (F5268) and Watchdog Timer. Its high reliability and low power consumption feature can be widely applied in consumer and home appliance products.

## **BLOCK DIAGRAM**





## **FEATURES**

#### 1. Standard 8051 Instruction set, fast machine cycle

• Executes instructions six times faster than the standard 8051

#### 2. 8K Bytes Flash Program Memory

- Support "In Circuit Programming" (ICP) or "In System Programming" (ISP) for the Flash code
- Byte Write "In Application Programming" (IAP) mode is convenient as Data EEPROM access
- Code Protection Capability

#### 3. 256 Bytes SRAM in the 8051 internal data memory area (IRAM)

#### 4. Four System Clock type Selections

- Fast clock from 1~8 MHz Crystal (FXT)
- Fast clock from Internal RC (FRC, 7.3728 MHz)
- Slow clock from 32768 Hz Crystal (SXT)
- Slow clock from Internal RC (SRC, 24 KHz)
- System clock can be divided by 1/2/4/16 option

#### 5. 8051 Standard Timer – Timer0/1/2

- 16-bit Timer0, also supports T0O clock output for Buzzer application
- 16-bit Timer1
- 16-bit Timer2, also supports T2O clock output for Buzzer application

#### 6. 15-bit Time3

- Clock source is Slow clock
- Interrupt period can be clock divided by 32768/16384/8192/128 option

#### 7. 8051 Standard UART

• One Wire UART option can be used for ISP or other application

#### 8. Two independent "8+2" bits PWMs with prescaler/period-adjustment

#### 9. SPI Interface

- Master or Slave mode selectable
- Programmable transmit bit rate
- Serial clock phase and polarity options
- MSB-first or LSB-first selectable

#### 10. 14-Channel Touch Key (F5268 only)

#### 11. 12-bit ADC with 10 Channels External Pin Input and 2 Channels Internal Reference Voltage

DS-TM52F5264B\_64C\_68B\_68C\_E



#### 12. 11 Sources, 4-level Priority Interrupt

- Timer0/Timer1/Timer2/Timer3 Interrupt
- INT0/INT1 Falling-Edge/Low-Level Interrupt
- Port1 Pin Change Interrupt
- UART TX/RX Interrupt
- P3.7 (INT2) Interrupt
- ADC/Touch Key Interrupt
- SPI Interrupt

#### 13. Pin Interrupt can Wake up CPU from Power-Down (Stop) mode

- P3.2/P3.3 (INT0/INT1) Interrupt & Wake-up
- P3.7 (INT2) Interrupt & Wake-up
- Each Port1 pin can be defined as Interrupt & Wake-up pin (by pin change)

#### 14. Max. 22 Programmable I/O pins

- CMOS Output
- Pseudo-Open-Drain, or Open-Drain Output
- Schmitt Trigger Input
- Pin Pull-up can be Enable or Disable

#### 15. Independent RC Oscillating Watchdog Timer

• 360ms/180ms/90ms/45ms Selectable WDT Timeout options

#### 16. Five types Reset

- Power on Reset
- Selectable External Pin Reset
- Software Command Reset
- Selectable Watchdog Timer Reset
- Selectable Low Voltage Reset

#### 17. 3-level Low Voltage Reset

- F5264B/68B: 1.8V/2.3V/2.9V (can be disabled)
- F5264C/68C: 2.0V/2.3V/2.9V

#### 18. 1-level Low Voltage Detect

• 2.3V (can be disabled)

#### **19. Four Power Saving Operation Modes**

• Fast/Slow/Idle/Stop Mode



#### 20. On-chip Debug/ICE interface

- Use P3.0/P3.1 pin
- Share with ICP programming pin

#### 21. Operating Voltage and Current

- VCC=2.9V ~ 5.5V @FSYSCLK=7.3728 MHz
- VCC=2.3V ~ 5.5V @FSYSCLK=3.6864 MHz
- ICC=3µA @Stop mode, MODE3V=0, PWRSAV=1, VCC=3V
- ICC=3µA @Stop mode, MODE3V=1, PWRSAV=1, VCC=3V

#### 22. Operating Temperature Range

- F5264B/68B: -20°C ~ +70°C
- F5264C/68C: -40°C ~ +85°C

#### 23. Package Types


- DIP 20-pin (300 mil)
- SOP 20-pin (300 mil)
- SSOP 20-pin (209 mil)
- SOP 24-pin (300 mil)
- SSOP 24-pin (209 mil)


#### F5264B/F5264C/F5268B/F5268C Features comparison table

Features	F5264B	F5268B	F5264C	F5268C
Touch Key	n.a.	Yes	n.a.	Yes
LVR	LVR 1.8V/2.3V2.9V (can be disabled)			3V2.9V
Stop Mode Current	0.6	30	ıA	




## PIN ASSIGNMENT











## **PIN DESCRIPTION**

Name	In/Out	Pin Description
P0.0~P0.3	I/O	Bit-programmable I/O port for Schmitt-trigger input or CMOS push-pull output.
10.0-10.5	1/0	Pull-up resistors are assignable by software.
D1 0 D1 7	L/O	Bit-programmable I/O port for Schmitt-trigger input, CMOS push-pull output or
P1.0~P1.7	I/O	"open-drain" output. Pull-up resistors are assignable by software. These pin's level change can wake up CPU from Idle/Stop mode.
		Bit-programmable I/O port for Schmitt-trigger input, CMOS push-pull output or
P2.0~P2.1	I/O	"open-drain" output. Pull-up resistors are assignable by software.
	I/O	Bit-programmable I/O port for Schmitt-trigger input, CMOS push-pull output or
P3.0~P3.2	I/O	"pseudo open drain" output. Pull-up resistors are assignable by software.
P3.3~P3.6	I/O	Bit-programmable I/O port for Schmitt-trigger input, CMOS push-pull output or
1010 1010	2/0	"open-drain" output. Pull-up resistors are assignable by software.
P3.7	I/O	Bit-programmable I/O port for Schmitt-trigger input or "open-drain" output. Pull-up resistor is fix enable.
INT0, INT1	Ι	External low level or falling edge Interrupt input, Idle/Stop mode wake up input.
,		
INT2	I	External falling edge Interrupt input, Idle/Stop mode wake up input.
RXD	I/O	UART Mode0 transmit & receive data, Mode1/2/3 receive data
TXD	I/O	UART Mode0 transmit clock, Mode1/2/3 transmit data. In One Wire UART mode, this pin transmits and receives serial data.
T0, T1, T2	Ι	Timer0, Timer1, Timer2 event count pin input
TOO	0	Timer0 overflow divided by 64 output
T2O	0	Timer2 overflow divided by 2 output
СКО	0	System Clock divided by 2 output
T2EX	Ι	Timer2 external trigger input
PWM0 PWM1	0	8+2 bit PWM output
AD0~AD9	Ι	ADC input
TK0~TK13	Ι	Touch Key input
CLD	I/O	Touch Key charge collection capacitor connection pin
MISO	I/O	SPI data input for master mode, data output for slave mode
MOSI	I/O	SPI data output for master mode, data input for slave mode
SS	Ι	SPI active low slave select input for slave mode
SCK	I/O	SPI clock output for master or clock input for slave mode
RSTn	Ι	External active low reset input, Pull-up resistor is fixed enable
XI, XO	_	Crystal/Resonator oscillator connection for system clock
VPP	Ι	Flash programming high voltage input
VCC, VSS	Р	Power input pin and ground



## PIN SUMMARY

#### TM52F5264

	in nber				Input	t	(	Dutpu	ıt	A	lterna	ate Fi	unctio	on	Misc
SSOP/SOP-24	DIP/SOP-20	Pin Name	Type	Pull-up Control	Wake up	Ext. Interrupt	P.P.	P.O.D.	0.D.	ADC	IdS	UART	PWM	Timer	
1	1	VSS	Р												
2		P0.0	I/O	۲											
3		P0.1	I/O	۲			•								
4		P0.2	I/O	۲			•								
5		P0.3	I/O	۲			•								
6	2	XI/P2.0	I/O	0			•		•						Crystal
7	3	XO/P2.1	I/O	0			•		•						Crystal
8	4	VPP/RSTn/INT2/P3.7	I/O	$\odot$	•	•			•						Reset
9	5	T0/T00/SS/P3.4	I/O	0			•		•					•	
10	6	T1/MOSI/P3.5	I/O	0			•		•		•			•	
11	7	SCK/P3.6	I/O	0			•		•						
12	8	MISO/P1.7	I/O	0	•		•		•		•				
13	9	P1.6	I/O	0	•		•		•						
14	10	AD9/P1.5	I/O	0	•		•		•	•					
15	11	CKO/AD8/P1.4	I/O	0	•		•		•	•					
16	12	PWM1/AD7/P1.3	I/O	0	•		•		•	•			•		
17	13	PWM0/AD6/P1.2	I/O	0	•		•		•	•			•		
18	14	T2EX/AD5/P1.1	I/O	0	•		•		•	•				•	
19	15	T2/T2O/AD4/P1.0	I/O	0	•				•	•					
20	16	RXD/AD3/P3.0	I/O	0			•	•		•		•			
21	17	TXD/AD2/P3.1	I/O	0			•	•		•		•			
22	18	INT0/AD1/P3.2	I/O	0	•	•	•	•		•					
23	19	INT1/AD0/P3.3	I/O	0	•	•	•		•	•					
24	20	VCC	Р												

Symbol:

P.P. = Push-Pull Output

O.D. = Open Drain

P.O.D. = Pseudo Open Drain

PS:

- 1.  $\odot$  3.7 Pull up resistor is fix enable
- 2. Port1, P2.0, P2.1, Port3 these pins control Pull up resistor by operation modes
- 3. O P0.3~P0.0 control Pull up resistor while PxOE.n=0 and Px.n=1



#### TM52F5268

P: Nun	in nber				Inpu	t	C	Dutpu	ıt		Alter	nate	Fun	ction	l	Misc
SSOP/SOP-24	DIP/SOP-20	Pin Name	Type	Pull-up Control	Wake up	Ext. Interrupt	.d.q	P.O.D.	0.D.	ADC	Touch-Key	IdS	UART	MMd	Timer	
1	1	VSS	Р													
2		P0.0	I/O	۲			•									
3		P0.1	I/O	۲			•									
4		P0.2	I/O	۲			●									
5		P0.3	I/O	۲			●									
6	2	XI/P2.0	I/O	0			•		•							Crystal
7	3	XO/P2.1	I/O	0			●		●							Crystal
8	4	VPP/RSTn/INT2/P3.7	I/O	$\odot$	•	•			●							Reset
9	5	T0/T00/SS/TK13/P3.4	I/O	0			●		●		•	$\bullet$			$\bullet$	
10	6	T1/MOSI/TK12/P3.5	I/O	ο			•		•		•	•			•	
11	7	SCK/TK11/P3.6	I/O	ο			•		•		ullet	$\bullet$				
12	8	MISO/TK10/P1.7	I/O	ο	•		•		•		•	•				
13	9	TK9/P1.6	I/O	0	•		•		•		•					
14	10	AD9/CLD/P1.5	I/O	0	•		•		•	•	•					
15	11	CKO/AD8/TK8/P1.4	I/O	0	•		•		•	•	ullet					
16	12	PWM1/AD7/TK3/P1.3	I/O	0	•		•		•	•	ullet			•		
17	13	PWM0/AD6/TK2/P1.2	I/O	0	•		•		•	•	$\bullet$			•		
18	14	T2EX/AD5/TK1/P1.1	I/O	0	•		•		•	•	ullet				•	
19	15	T2/T2O/AD4/TK0/P1.0	I/O	0	•		•		•	•	•				$\bullet$	
20	16	RXD/AD3/TK7/P3.0	I/O	0			•	•		•	ullet		•			
21	17	TXD/AD2/TK6/P3.1	I/O	0			•	•		•	•		•			
22	18	INT0/AD1/TK5/P3.2	I/O	0	•	•	•	•		•	•					
23	19	INT1/AD0/TK4/P3.3	I/O	0	•	•	•		•	•	•					
24	20	VCC	Р													

Symbol:

P.P. = Push-Pull Output

O.D. = Open Drain

P.O.D. = Pseudo Open Drain

PS:

1.  $\odot$  P3.7 Pull up resistor is fix enable

2. O Port1, P2.0, P2.1, Port3 these pins control Pull up resistor by operation modes

3. • P0.3~P0.0 control Pull up resistor while PxOE.n=0 and Px.n=1



## FUNCTIONAL DESCRIPTION

#### 1. CPU Core

In the 8051 architecture, the C programming language is used as a development platform. The TM52 device features a fast 8051 core in a highly integrated microcontroller, allowing designers to be able to achieve improved performance compared to a classic 8051 device. TM52 series microcontrollers provide a complete binary code with standard 8051 instruction set compatibility, ensuring an easy migration path to accelerate the development speed of system products. The CPU core includes an ALU, a program status word (PSW), an accumulator (ACC), a B register, a stack point (SP), DPTRs, a program counter, an instruction decoder, and core special function registers (SFRs).

#### **1.1 Accumulator (ACC)**

This register provides one of the operands for most ALU operations. Accumulators are generally referred to as A or Acc and sometimes referred to as Register A. In this document, the accumulator is represented as "A" or "ACC" including the instruction table. The accumulator, as its name suggests, is used as a general register to accumulate the intermediate results of a large number of instructions. The accumulator is the most important and frequently used register to complete arithmetic and logical operations. It holds the intermediate results of most arithmetic and logic operations and assists in data transportation.

SFR E0h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ACC	ACC.7	ACC.6	ACC.5	ACC.4	ACC.3	ACC.2	ACC.1	ACC.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

E0h.7~0 ACC: Accumulator

#### **1.2 B Register (B)**

The "B" register is very similar to the ACC and may hold a 1 Byte value. This register provides the second operand for multiply or divide instructions. Otherwise, it may be used as a scratch pad register. The B register is only used by two 8051 instructions, MUL and DIV. When A is to be multiplied or divided by another number, the other number is stored in B. For MUL and DIV instructions, it is necessary that the two operands are in A and B.

#### ex: DIV AB

When this instruction is executed, data inside A and B are divided, and the answer is stored in A.

SFR F0h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
В	B.7	B.6	B.5	B.4	B.3	B.2	B.1	B.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

F0h.7~0 **B:** B register



#### 1.3 Stack Pointer (SP)

The SP register contains the Stack Pointer. The Stack Pointer is used to load the program counter into memory during LCALL and ACALL instructions and is used to retrieve the program counter from memory in RET and RETI instructions. The stack may also be saved or loaded using PUSH and POP instructions, which also increment and decrement the Stack Pointer. The Stack Pointer points to the top location of the stack.

SFR 81h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
SP		SP							
R/W				R/	W				
Reset	0	0	0	0	0	1	1	1	

81h.7~0 **SP:** Stack Point

#### 1.4 Dual Data Pointer (DPTRs)

TM52 device has two DPTRs, which share the same SFR address. Each DPTR is 16 bits in size and consists of two registers: the DPTR high byte (DPH) and the DPTR low byte (DPL). The DPTR is used for 16-bit-address external memory accesses, for offset code byte fetches, and for offset program jumps. Setting the DPSEL control bit allows the program code to switch between the two physical DPTRs.

SFR 82h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
DPL		DPL							
R/W				R/	W				
Reset	0	0	0	0	0	0	0	0	

82h.7~0 **DPL:** Data Point low byte

SFR <b>83h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
DPH		DPH							
R/W				R/	W				
Reset	0	0	0	0	0	0	0	0	
83h.7~0	DPH: Data I	Point high by	te						

SFR F8h Bit 3 Bit 6 Bit 5 Bit 4 Bit 2 Bit Bit 0 AUX1 CLRWDT CLRTM3 TKSOC ADSOC CLRPWM0 DPSEL R/W R/W R/W R/W R/W R/W R/W Reset 0 0 0 0 0 0

F8h.0 **DPSEL:** Active DPTR Select



#### **1.5 Program Status Word (PSW)**

This register contains status information resulting from CPU and ALU operations. The instructions that affect the PSW are listed below.

Instruction		Flag	
instruction	С	OV	AC
ADD	Х	Х	Х
ADDC	Х	Х	Х
SUBB	Х	Х	Х
MUL	0	Х	
DIV	0	Х	
DA	Х		
RRC	Х		
RLC	Х		
SETB C	1		

Instruction		Flag	
mstruction	С	OV	AC
CLR C	0		
CPL C	Х		
ANL C, bit	Х		
ANL C, /bit	Х		
ORL C, bit	Х		
ORL C, /bit	Х		
MOV C, bit	Х		
CJNE	Х		

A "0" means the flag is always cleared, a "1" means the flag is always set and an "X" means that the state of the flag depends on the result of the operation.

SFR D0h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PSW	CY	AC	F0	RS1	RS0	OV	F1	Р
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

D0h.7 **CY:** ALU carry flag

D0h.6 AC: ALU auxiliary carry flag

D0h.5 **F0:** General purpose user-definable flag

D0h.4~3 **RS1, RS0:** The contents of (RS1, RS0) enable the working register banks as:

- 00: Bank 0 (00h~07h)
  - 01: Bank 1 (08h~0Fh)
  - 10: Bank 2 (10h~17h)
  - 11: Bank 3 (18h~1Fh)
- D0h.2 **OV:** ALU overflow flag
- D0h.1 **F1:** General purpose user-definable flag
- D0h.0 **P:** Parity flag. Set/cleared by hardware each instruction cycle to indicate odd/even number of "one" bits in the accumulator.

	PSW							
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
R/W								
CY	AC	FO	RS1	RS0	OV	F1	Р	

			ık 3	Bar	gister	Reg						/
7	R7	R6	R5	R4	R3	R2	R1	R0	1 / 18h	Bank	RS0	RS1
			ık 2	· Bar	gister	Reg			$V \sim$		KSU	.91
7	R7	R6	R5	R4	R3	R2	R1	R0	10h	3	1	1
-					gister			-		2	0	1
7	R7	R6	R5	R4	R3	R2	R1	R0	08h	1	1	0
	K/	Ro	-		gister		KI	Ro		0	0	0
7	R7	R6	R5	R4	R3	R2	R1	R0	$\sim$			
									00h			



#### 2. Memory

#### 2.1 Program Memory

The Chip has an 8K Bytes Flash program memory, which can support In Circuit Programming (ICP), In Application Programming (IAP) and In System Programming (ISP) function modes. The Flash write endurance is at least 50K cycles. The Flash program memory address continuous space (0000h~1FFFh) is partitioned to several sectors for device operation.

#### 2.1.1 Program Memory Functional Partition

The last 2 bytes (1FFEh~1FFFh) of program memory is defined as chip Configuration Word (CFGW), which is loaded into the device control registers upon power on reset (POR). The address space 1F00h~1FFDh is the IAP free area, while the 0000h~005Fh is occupied by Reset/Interrupt vectors as standard 8051 definition. In the in-circuit emulation (ICE) mode, user also needs to reserve the address space 0D00h~0FFFh for ICE System communication.


-	ok bytes i logialli Melliory
0000h	Reset/Interrupt Vector
005Fh	L
0060h	
	User Code area
0CFFh	
0D00h	
	ICE mode reserve area
0FFFh	
1000h	
	User Code area
1EFFh	
1F00h	
	IAP-Free area
1FFDh	
1FFEh	CFGW
1FFFh	CFGW
-	

# 8K Bytes Program Memory

#### 2.1.2 Flash ICP Mode

The Flash memory can be programmed by the tenx proprietary writer (TWR98/TWR99), which needs at least four wires (VCC, VSS, P3.0 and P3.1 pins) to connect to this chip. To shorten the programming time, it is recommended to connect Writer with an additional fifth wire, which is the VPP (P3.7) pin. If the user wants to program the Flash memory on the target circuit board (In Circuit Programming, ICP), these pins must be reserved sufficient freedom to be connected to the Writer. More pins connected to Writer ensure more writing efficiency and speed.

Writer wire number	Pin connection
4-Wire	VCC, VSS, P3.0, P3.1
5-Wire	VCC, VSS, P3.0, P3.1, VPP
7-Wire	VCC, VSS, P3.0, P3.1, VPP, P3.3, P1.2 <i>Note:</i> P3.2 output FRC/2 and P3.5 always output Low in this mode



#### 2.1.3 Flash IAP Mode

The Chip has "In Application Programming" (IAP) capability, which allows software to read/write data from/to the Flash memory during CPU run time as conveniently as data EEPROM access. The IAP function is byte writable, meaning that the Chip does not need to erase one Flash page before write. The available IAP data space is 254 Bytes after chip reset, and can be re-defined by the "MVCLOCK" and "IAPALL" control register as shown below.

	8K Bytes Flash Program Memory	Flash Memory	MVCLOCK	IAPALL	MOVC Accessible	MOVX (IAP) Accessible
0000h			1	Х	No	No
	MOVC-Lock area	0000h~01FFh	0	0	Yes	No
01FFh			0	1	Yes	Yes
0200h	IAP-All area	0200h~1EFFh	Х	0	Yes	No
1EFFh	IAT-All alta	02001~12111	Х	1	Yes	Yes
1F00h	IAP-Free area	1F00h~1FFDh	Х	Х	Yes	Yes
1FFEh		1FFEh	X	0	Yes	No
	CFGW area	ITTEN	Х	1	Yes	Yes
1FFFh		1FFFh	X	Х	Yes	No

In IAP mode, the program Flash memory is separated into four sectors: MOVC-Lock area, IAP-All area, IAP-Free area, and CFGW area. These four sectors are regulated differently.

In the **MOVC-Lock area**, IAP read/write is limited by MVCLOCK bit, which can be set to control the accessibility of the MOVC and MOVX instructions to this area. The size of this area is 512 Bytes. The lock function is made to protect the main program code against unconsciously writing Flash memory in IAP mode. Locking or unlocking the function should be performed by the tenx TWR98/99 writing to the CFGW in Flash memory.

The **IAP-All area** is protected by the IAPALL register to prevent IAP mode from writing application data to the program area, resulting in a program code error that cannot be repaired. The size of this area is 7424 Bytes. Enabling IAPALL requires writing 65h to SFR SWCMD 97h to set the IAPALL control flag. Then, software can use MOVX instructions to write application data to flash memory from 0200h to 1EFFh. If user wants to disable IAPALL function, user can write other values to SFR SWCMD 97h to clear the IAPALL control flag. User must be careful not to overwrite program code which is already resided on the same Flash memory area.

The **IAP-Free area** has no control bit to protect. It can be used to reliably store system application data that needs to be programmed once or periodically during system operation. Other areas of Flash memory can be used to store data, but this area is usually the best. The size of this area is 254 Bytes, equivalent to an EEPROM, and Flash memory can provide byte access to read and write commands. In the past, storage of configuration data required an additional EEPROM or the other storage device. However, this functionality can now be provided by on-chip Flash, reducing the chip count of embedded applications. An external EEPROM or SRAM may not be needed.

The **CFGW area** has 2 data bytes (CFGWH and CFGWL), which is located at the last 2 addresses of Flash memory. The CFGWH is not accessible to IAP, while the CFGWL can be read or written by IAP in case the IAPALL flag is set. CFGWL is copied to the SFR F7h after power on reset, software then take over CFGWL's control capability by modifying the SFR F7h.

....

.

#### 2.1.4 IAP Mode Access Routines

Flash IAP write is simply achieved by a "MOVX @DPTR, A" instruction while the DPTR contains the target Flash address (0000h~1FFEh), and the ACC contains the data being written. The Chip accepts IAP Write command only when the IAPWE SFR is enabled. Flash IAP writing requires approximately 500 $\mu$ s. Meanwhile, the CPU stays in a waiting state, but all peripheral modules (Timers and others) continue running during the writing time. The software must handle the pending interrupts after an IAP write. Flash IAP writing needs higher V<sub>CC</sub> voltage, V<sub>CC</sub>>2.8V.

Because the Program memory and the IAP data space share the same entity, a Flash IAP read can be performed by the "MOVX A, @DPTR" or "MOVC" instruction as long as the target address points to the 0000h~1FFFh area. A Flash IAP read does not require extra CPU wait time.

; IAP examp	; IAP example code							
; need $V_{CC} > 2.8V$								
MOV	DPTR, #1F00h	; DPTR=1F00h=target IAP address						
MOV	A, #5Ah	; A=5Ah=target IAP write data						
MOV	INTE1, #A0h	; IAPWE=1						
MOVX	@DPTR, A	; Flash[1F00h] =5Ah, after IAP write						
		; 200µs~500µs H/W writing time, CPU wait						
MOV	INTE1, #00h	; IAPWE=0 immediately after IAP write						
CLR	А	; A=0						
MOVX	A, @DPTR	; A=5Ah						
CLR	А	; A=0						
MOVC	A, @A+DPTR	; A=5Ah						

Flash 1FFFh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
CFGWH	PROT	XRSTE	LV	RE	VCCFLT	PWRSAV	MVCLOCK	_		

1FFFh.1 MVCLOCK: If 1, the MOVC & MOVX instruction's accessibility to MOVC-Lock area is limited.

SFR <b>97h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
SWCMD		IAPALL/SWRST										
R/W		W										
Reset		_										
97h.7~0	IAPALL (W	APALL (W): Write 65h to set IAPALL control flag: Write other value to clear IAPALL flag. It is										

97h.7~0 **IAPALL (W):** Write 65h to set IAPALL control flag; Write other value to clear IAPALL flag. It is recommended to clear it immediately after IAP access.

97h.0 **IAPALL (R):** Flag indicates Flash memory sectors can be accessed by IAP or not. This bit combines with MVCLOCK to define the accessible IAP area.

SFR A9h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTE1		IAPWE		SPIE	TKIE	EX2	P1IE	TM3IE
R/W		R/W		R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

A9h.7~5 **IAPWE:** IAP write enable control

101: Enable IAP write. It is recommended to clear it immediately after IAP write. Others value: Disable IAP write.


#### 2.1.5 Flash ISP Mode

The "In System Programming" (ISP) usage is similar to IAP, except the purpose is to refresh the Program code. User can use UART/SPI or other method to get new Program code from external host, then writes code as the same way as IAP. ISP operation is complicated; basically it needs to assign a Boot code area to the Flash which does not change during the ISP process.



#### 2.2 Data Memory

As the standard 8051, the Chip has both Internal and External Data Memory space. The Internal Data Memory space consists of 256 Bytes IRAM and 64 SFRs, which are accessible through a rich instruction set. IAP Flash can be only accessed by MOVX instruction.




#### 2.2.1 IRAM

IRAM is located in the 8051 internal data memory space. The whole 256 Bytes IRAM are accessible using indirect addressing but only the lower 128 Bytes are accessible using direct addressing. There are four directly addressable register banks (switching by PSW), which occupy IRAM space from 00h to 1Fh. The address 20h to 2Fh 16 Bytes IRAM space is bit-addressable. IRAM can be used as scratch pad registers or program stack.

#### 2.2.2 SFRs

All peripheral functional modules such as I/O ports, Timers and UART operations for the chip are accessed via Special Function Registers (SFRs). These registers occupy upper 128 Bytes of direct Data Memory space locations in the range 80h to FFh. There are 14 bit-addressable SFRs (which means that eight individual bits inside a single byte are addressable), such as ACC, B register, PSW, TCON, SCON, and others. The remaining SFRs are only byte addressable. SFRs provide control and data exchange with the resources and peripherals of the Chip. The TM52 series of microcontrollers provides complete binary code with standard 8051 instruction set compatibility. Beside the standard 8051 SFRs, the Chip implements additional SFRs used to configure and access subsystems such as the SPI, which are unique to the Chip.





	8/0	9/1	A/2	B/3	C/4	D/5	E/6	F/7
F8h	AUX1							
F0h	В							CFGWL
E8h								
E0h	ACC							
D8h	CLKCON							
D0h	PSW							
C8h	T2CON		RCP2L	RCP2H	TL2	TH2		
C0h			ATKC10H	ATKC32H	ATKC0L	ATKC1L	ATKC2L	ATKC3L
B8h	IP	IPH	IP1	IP1H	SPCON	SPSTA	SPDAT	
B0h	P3							
A8h	IE	INTE1	ADTKDT	ADCDH	TKDL	TKCON	CHSEL	TKCON2
A0h	P2	PWMCON	P1MODL	P1MODH	P3MODL	P3MODH	PINMOD	
98h	SCON	SBUF	PWM0PRD	PWM0DH	PWM1PRD	PWM1DH		
90h	P1	POOE		P2MOD	OPTION	INTFLG	P1WKUP	SWCMD
88h	TCON	TMOD	TL0	TL1	TH0	TH1		
80h	P0	SP	DPL	DPH				PCON



#### 3. Power

The Chip has a built-in internal low dropout regulator. When MODE3V=0, the voltage regulator outputs 3.3V power to the internal chip circuit. When MODE3V=1, the LDO is turned off, and the internal circuit receives a power supply directly from the VCC pin. Because the LDO consumes 150 $\mu$ A for operation, turning off LDO by setting MODE3V=1 can reduce the chip current consumption. However, setting MODE3V=1 is only valid for an operating condition of V<sub>CC</sub><3.6V. The PWRSAV also control the LDO. When MODE3V=0 and PWRSAV=1, the LDO is turned off in Stop mode for saving power consumption. In addition, set PWRSAV will affect the LVR/LVD setting.

#### MODE3V=0

Operation	CF	GW	Tiny	LDO	LVR	LVD	Free etter
Mode	PWRSAV	LVRE	Current	LDO	LVK		Function
	Х	00	-	ON	ON	_	LV Reset 2.9V
Fast Slow	Х	01	-	ON	ON	_	LV Reset 2.3V
Idle	Х	10	-	ON	ON	ON	LV Reset Disable/2.0V
Ture	Х	11	-	ON	ON	ON	LV Reset 1.8V/2.0V
	0	00	_	ON	ON	_	LV Reset 2.9V
	0	01	-	ON	ON	_	LV Reset 2.3V
	0	10	-	ON	ON	_	LV Reset Disable/2.0V
Stop	0	11	-	ON	ON	_	LV Reset 1.8V/2.0V
Stop	1	00	Y	OFF	ON	_	LV Reset 1.8V/2.0V
	1	01	Y	OFF	ON	_	LV Reset 1.8V/2.0V
	1	10	Y	OFF	ON	_	LV Reset Disable/2.0V
	1	11	Y	OFF	ON	_	LV Reset 1.8V/2.0V

#### MODE3V=1

Operation	CF	GW	Tiny	LDO	LVR	LVD	Function
Mode	PWRSAV	LVRE	Current	LDO	LVK		Function
	0	00	-	OFF	ON	_	LV Reset 2.9V
	0	01	-	OFF	ON	_	LV Reset 2.3V
<b>F</b> (	0	10	-	OFF	ON	ON	LV Reset Disable/2.0V
Fast Slow	0	11	-	OFF	ON	ON	LV Reset 1.8V/2.0V
Idle	1	00	Slow, Idle	OFF	ON	_	LV Reset 1.8V/2.0V
Idie	1	01	Slow, Idle	OFF	ON	_	LV Reset 1.8V/2.0V
	1	10	Slow, Idle	OFF	ON	-	LV Reset Disable/2.0V
	1	11	Slow, Idle	OFF	ON	_	LV Reset 1.8V/2.0V
	0	00	-	OFF	ON	_	LV Reset 2.9V
	0	01	-	OFF	ON	-	LV Reset 2.3V
	0	10	-	OFF	ON	-	LV Reset Disable/2.0V
Stop	0	11	Y	OFF	ON	_	LV Reset 1.8V/2.0V
Stop	1	00	Y	OFF	ON	_	LV Reset 1.8V/2.0V
	1	01	Y	OFF	ON	_	LV Reset 1.8V/2.0V
	1	10	Y	OFF	ON	_	LV Reset Disable/2.0V
	1	11	Y	OFF	ON	_	LV Reset 1.8V/2.0V

*Note:* Typical Tiny current of F5264B/68B are Slow=13uA, Idle=5uA and Stop=1uA @VCC=3V, 32KHz Typical Tiny current of F5264C/68C are Slow=16uA, Idle=8uA and Stop=3uA @VCC=3V, 32KHz *Note:* FW must turn off Bandgap to obtain Tiny Current (ADCHS ≠ 0b1011)



Flash 1FFFh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CFGWH	PROT	XRSTE	LV	RE	VCCFLT	PWRSAV	MVCLOCK	_
100010			.1 1	•	• •,			

VCCFLT: Set 1 to enhance the chip's power noise immunity 1FFFh.3 1FFFh.2

PWRSAV: Power saving function control bit


0: Disable Power saving function

1: Enable Power saving function

SFR <b>94h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
OPTION	UART1W	MODE3V	WDTPSC		ADCKS		TM3PSC	
R/W	R/W	R/W	R/	R/W		R/W		W
Reset	0	0	0	0	0	0	0	0

94h.6 MODE3V: 3V mode selection control bit

If this bit is set, the chip can be only operated in the condition of  $V_{CC}$ <3.6V, and LDO is turned off to save current





#### 4. Reset

The Chip has five types of reset methods. Resets can be caused by Power on Reset (POR), External Pin Reset (XRST), Software Command Reset (SWRST), Watchdog Timer Reset (WDTR), or Low Voltage Reset (LVR). The CFGW controls the Reset functionality. The SFRs are returned to their default value after Reset.

#### 4.1 Power on Reset

After Power on Reset, the device stays on Reset state for 40 ms as chip warm up time, then downloads the CFGW register from Flash's last two bytes (Other Reset will not reload the CFGW). The Power on Reset needs VCC pin's voltage first discharge to near VSS level, then rise beyond 2.0V.

#### 4.2 External Pin Reset

External Pin Reset is active low. It needs to keep at least 2 SRC clock cycle long to be seen by the chip. External Pin Reset can be disabled or enabled by CFGW.

#### 4.3 Software Command Reset

Software Reset is activated by writing the SFR 97h with data 56h.

#### 4.4 Watchdog Timer Reset

WDT overflow Reset is disabled or enabled by SFR F7h. The WDT uses SRC as its counting time base. It runs in Fast/Slow mode and runs or stops in Idle/Stop mode. WDT overflow speed can be defined by WDTPSC SFR. WDT is cleared by device Reset or CLRWDT SFR bit.

#### 4.5 Low Voltage Reset

The Chip offers three options for LVR and Low Voltage Detection (LVD) functions. The user can make a selection by CFGW, let LVR voltages of 2.9V, 2.3V, and 1.8V/2.0V be selected separately, and let LVD be 2.3V only. If the LVR is selected as 1.8V/2.0V, the 2.3V LVD flag is available for LVD. If LVR is selected as 2.3V or 2.9V, the LVD flag cannot be used.

System Clock frequency	8MHz	6MHz	4MHz	2MHz	1MHz
Minimum LVR level	LVR=2.9V	LVR=2.9V	LVR=2.3V	LVR=2.0V	LVR=1.8V/2.0V

#### LVR setting table

*Note:* LVR must be enable, also refer to AP-TM52XXXXX\_02S for LVR setting information



Flash 1FFEh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CFGWL	WDTE		_			FRCF		

1FFEh.7~6 **WDTE:** Watchdog Timer Reset control

0x: Watchdog Timer Reset disable

10: Watchdog Timer Reset enable in Fast/Slow mode, disable in Idle/Stop mode

11: Watchdog Timer Reset always enable

Note: FW should not change FRCF while writing WDTE

Flash 1FFFh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CFGWH	PROT	XRSTE	LV	RE	VCCFLT	PWRSAV	MVCLOCK	_

1FFFh.6 **XRSTE:** External Pin Reset control

- 0: Disable External Pin Reset
- 1: Enable External Pin Reset

1FFFh.5~4 LVRE: Low Voltage Reset function select

- 00: Set LVR at 2.9V
  - 01: Set LVR at 2.3V

10: LVR disable and set LVD at 2.3V(F5264B/68B)

11: Set LVR at 1.8V and LVD at 2.3V(F5264B/68B)

1x: Set LVR at 2.0V and LVD at 2.3V (F5264C/68C)

SFR <b>94h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
OPTION	UART1W	MODE3V	WDTPSC		ADCKS		TM3PSC	
R/W	R/W	R/W	R/	W	R/	W	R/	W
Reset	0	0	0	0	0	0	0	0

94h.5~4 **WDTPSC:** Watchdog Timer pre-scalar time select

00: 360ms WDT overflow rate

01: 180ms WDT overflow rate

10: 90ms WDT overflow rate

11: 45ms WDT overflow rate

SFR <b>95h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTFLG	LVD	—	TKIF	ADIF	_	IE2	P1IF	TF3
R/W	R	—	R/W	R/W		R/W	R/W	R/W
Reset	-	_	0	0		0	0	0

95h.7 **LVD:** Low Voltage Detect flag


Set by H/W when a low voltage occurs. The flag is valid when LVR is 2.0V. This flag is disabled in Stop mode or if MODE3V=1 and PWRSAV=1.

SFR <b>97h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
SWCMD		IAPALL/SWRST										
R/W		W										
Reset		_										

97h.7~0 **SWRST:** Write 56h to generate S/W Reset

SFR F8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
AUX1	CLRWDT	CLRTM3	TKSOC	ADSOC	CLRPWM0	_	—	DPSEL
R/W	R/W	R/W	R/W	R/W	R/W	_	—	R/W
Reset	0	0	0	0	0	_	—	0

F8h.7 **CLRWDT:** Set to clear WDT, H/W auto clear it at next clock cycle



#### 5. Clock Circuitry and Operation Mode


#### 5.1 System Clock

The Chip is designed with dual-clock system. During runtime, user can directly switch the System clock from fast to slow or from slow to fast. It also can directly select a clock divider of 1, 2, 4 or 16. The Fast clock can be selected as FXT (Fast Crystal, 1~8 MHz) or FRC (Fast Internal RC, 7.3728 MHz). The Slow clock can be selected as SXT (Slow Crystal, 32 KHz) or SRC (Slow Internal RC, 24 KHz). Fast mode and Slow mode are defined as the CPU running at Fast and Slow clock speeds.

After Reset, the device is running at Slow mode with 24 KHz SRC. S/W should select the proper clock rate for chip operation safety. The higher  $V_{CC}$  allows the chip to run at a higher System clock frequency. In a typical condition, an 8 MHz System clock rate requires  $V_{CC}$ >2.5V.

The Chip has an external oscillators connected to the XI/XO pins. It relies on external circuitry for the clock signal and frequency stabilization, such as a stand-alone oscillator, quartz crystal, or ceramic resonator. In Fast mode, the fast oscillator can be used in the range from 1~8 MHz. In Slow mode, the slow oscillator can only use a clock frequency of 32.768 KHz.

The **CLKCON** SFR controls the System clock operating. H/W automatically blocks the S/W abnormally setting for this register. S/W can only change the Slow clock type in Fast mode and change the Fast clock type in Slow mode. Never to write both STPFCK=1 & SELFCK=1. It is recommended to write this SFR bit by bit.



*Note:* also refer to AP-TM52XXXXX\_01S and AP-TM52XXXXX\_02S about System Clock Application Note.



#### 5.2 Operation Mode

There are four operation modes for this device. **Fast Mode** is defined as the CPU running at Fast clock speed. **Slow Mode** is defined as the CPU running at Slow clock speed. When the System clock speed is lower, the power consumption is lower.

**Idle Mode** is entered by setting the IDL bit in PCON SFR. Both Fast and Slow clock can be set as the System clock source in Idle Mode, but Slow clock is better for power saving. In Idle mode, the CPU puts itself to sleep while the on-chip peripherals stay active. The "STPPCK" bit in CLKCON SFR can be set to furthermore reduce Idle mode current. If STPPCK=1, Timer0/1/2, ADC and UART are stopped in Idle mode. The slower System clock rate also helps current saving. It can be achieved by setup the CLKPSC SFR to divide System clock frequency. Idle mode is terminated by Reset or enabled Interrupts wake up.

**Stop Mode** is entered by setting the PD bit in PCON SFR. This mode is the so-called "Power Down" mode in standard 8051. In Stop mode, all clocks stop except the WDT is alive if it is enabled. Stop mode can be terminated by Reset or pin wake up.

*Note:* Chip cannot enter Stop Mode if INTn pin is low and wakeup is enabled. (INTn=0 and EXn=1, n=0,1,2)

SFR <b>87h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PCON	SMOD		—	_	GF1	GF0	PD	IDL
R/W	R/W		—	_	R/W	R/W	R/W	R/W
Reset	0		_	_	0	0	0	0

<sup>87</sup>h.1 **PD:** Stop bit. If 1 Stop mode is entered.

87h.0 **IDL:** Idle bit. If 1, Idle mode is entered.

SFR D8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CLKCON	SCKTYPE	FCKTYPE	—	STPPCK	STPFCK	SELFCK	CLKPSC	
R/W	R/W	R/W	_	R/W	R/W	R/W	R/W	
Reset	0	0	_	0	0	0	1	1

<b>SCKTYPE:</b> Slow clock type. This bit can be changed only in Fast mode (SELFCK=1).
0: SRC
1: SXT
FCKTYPE: Fast clock type. This bit can be changed only in Slow mode (SELFCK=0).
0: FRC
1: FXT
STPPCK: Set 1 to stop UART/Timer0/Timer1/Timer2/ADC clock in Idle mode
STPFCK: Set 1 to stop Fast clock for power saving in Slow/Idle mode.
This bit can be changed only in Slow mode.
<b>SELFCK:</b> System clock source selection. This bit can be changed only when STPFCK=0.
0: Slow clock
1: Fast clock

- D8h.1~0 **CLKPSC:** System clock prescaler.
  - 00: System clock is Fast/Slow clock divided by 16
  - 01: System clock is Fast/Slow clock divided by 4
  - 10: System clock is Fast/Slow clock divided by 2
  - 11: System clock is Fast/Slow clock divided by 1



#### 6. Interrupt and Wake-up

This Chip has an 11-source four-level priority interrupt structure. All enabled Interrupts can wake up CPU from Idle mode, but only the Pin Interrupts can wake up CPU from Stop mode. Each interrupt source has its own enable control bit. An interrupt event will set its individual Interrupt Flag, no matter whether its interrupt enable control bit is 0 or 1. The Interrupt vectors and flags are list below.

Vector	Flag	Description
0003	IE0	INT0 external pin Interrupt (can wake up Stop mode)
000B	TF0	Timer0 Interrupt
0013	IE1	INT1 external pin Interrupt (can wake up Stop mode)
001B	TF1	Timer1 Interrupt
0023	RI+TI	Serial Port (UART) Interrupt
002B	TF2+EXF2	Timer2 Interrupt
0033	_	Reserved for ICE mode use
003B	TF3	Timer3 Interrupt
0043	P1IF	Port1 external pin change Interrupt (can wake up Stop mode)
004B	IE2	INT2 external pin Interrupt (can wake up Stop mode)
0053	ADIF+TKIF	ADC/Touch Key Interrupt
005B	SPIF+WCOL+MODF	SPI Interrupt

#### Interrupt Vector & Flag

#### 6.1 Interrupt Enable and Priority Control

The IE and INTE1 SFRs decide whether the pending interrupt is serviced by CPU. The IP, IPH, IP1 and IP1H SFRs decide the interrupt priority. An interrupt will be serviced as long as an interrupt of equal or higher priority is not already being serviced. If an interrupt of equal or higher level priority is being serviced, the new interrupt will wait until it is finished before being serviced. If a lower priority level interrupt is being serviced, it will be stopped and the new interrupt serviced. When the new interrupt is finished, the lower priority level interrupt that was stopped will be completed.

SFR <b>96h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
P1WKUP		P1WKUP								
R/W		R/W								
Reset	0	0	0	0	0	0	0	0		

96h.7~0 **P1WKUP:** P1.7~P1.0 pin individual Wake up/Interrupt enable control

0: Disable

1: Enable



SFR A8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0					
IE	EA	_	ET2	ES	ET1	EX1	ET0	EX0					
R/W	R/W	_	R/W	R/W	R/W	R/W	R/W	R/W					
Reset	0	_	0	0	0	0	0	0					
A8h.7	EA: Global i	interrupt enal	ole										
	0: Disable a	all interrupts											
				ed by its indi	vidual interru	upt control bi	t						
A8h.5	ET2: Timer2												
		0: Disable Timer2 interrupt											
		1: Enable Timer2 interrupt											
A8h.4		ES: Serial Port (UART) interrupt enable											
		Serial Port (U	,	1									
		erial Port (U		pt									
A8h.3	ET1: Timer												
		Fimer1 interr											
		imer1 interru											
A8h.2	EX1: INT1												
		-	1	op mode wak	-								
			rrupt and Sto	p mode wake	up, it can w	ake up CPU f	from Stop me	ode no					
4 01 1		A is 0 or 1.											
A8h.1	ET0: Timer(												
		Timer0 interr											
4.01.0		imer0 interru		. 1									
A8h.0	EX0: INTO I												
				op mode wak			с с <i>і</i>	1					
		-	rupt and Sto	p mode wake	up, it can w	ake up CPU f	from Stop me	bue no					
	matter E.	A is 0 or 1.											

SFR A9h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTE1		IAPWE		SPIE	ADTKIE	EX2	P1IE	TM3IE
R/W		R/W		R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

A9h.4	SPIE: SPI interrupt enable
	0: Disable SPI interrupt
	1: Enable SPI interrupt
A9h.3	ADTKIE: ADC/Touch Key (F5268 Only) interrupt enable
	0: Disable ADC/Touch Key (F5268 Only) interrupt
	1: Enable ADC/Touch Key (F5268 Only) interrupt
A9h.2	EX2: INT2 pin Interrupt enable and Stop mode wake up enable
	0: Disable INT2 pin Interrupt and Stop mode wake up
	1: Enable INT2 pin Interrupt and Stop mode wake up, it can wake up CPU from Stop mode no
	matter EA is 0 or 1.
A9h.1	P1IE: Port1 pin change interrupt enable
	0: Disable Port1 pin change interrupt
	1: Enable Port1 pin change interrupt
A9h.0	TM3IE: Timer3 interrupt enable
	0: Disable Timer3 interrupt
	1. Enable Timer3 interrupt

1: Enable Timer3 interrupt



SFR <b>B9h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
IPH	_	_	PT2H	PSH	PT1H	PX1H	PT0H	PX0H
R/W			R/W	R/W	R/W	R/W	R/W	R/W
Reset			0	0	0	0	0	0

SFR B8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
IP	_	_	PT2	PS	PT1	PX1	PT0	PX0
R/W	_	_	R/W	R/W	R/W	R/W	R/W	R/W
Reset	_	_	0	0	0	0	0	0

B9h.5, B8h.5 PT2H, PT2: Timer2 interrupt priority control. (PT2H, PT2) =

00: Level 0 (lowest priority)

- 01: Level 1
- 10: Level 2

11: Level 3 (highest priority)

B9h.4, B8h.4 **PSH**, **PS**: Serial Port (UART) interrupt priority control. Definition as above.

B9h.3, B8h.3 **PT1H, PT1:** Timer1 interrupt priority control. Definition as above.

B9h.2, B8h.2 **PX1H, PX1:** INT1 pin interrupt priority control. Definition as above.

B9h.1, B8h.1 PT0H, PT0: Timer0 interrupt priority control. Definition as above.

B9h.0, B8h.0 **PX0H, PX0:** INTO pin interrupt priority control. Definition as above.

SFR BBh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
IP1H	_	—	—	PSPIH	PADTKIH	PX2H	PP1H	РТ3Н
R/W	_	—	—	R/W	R/W	R/W	R/W	R/W
Reset		_	_	0	0	0	0	0

SFR BAh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
IP1	_	—	_	PSPI	PADTKI	PX2	PP1	PT3
R/W	_	—	_	R/W	R/W	R/W	R/W	R/W
Reset	_	_	_	0	0	0	0	0


BBh4, BAh4 **PSPIH, PSPI:** SPI interrupt priority control. Definition as above.

BBh.3, BAh.3 PADTKIH, PADTKI: ADC/Touch Key (F5268 only) interrupt priority control. Definition as above.

BBh2, BAh2 **PX2H, PX2:** INT2 pin interrupt priority control. Definition as above.


BBh1, BAh1 **PP1H**, **PP1:** Port1 pin change interrupt priority control. Definition as above.

BBh0, BAh0 PT3, PT3: Timer3 interrupt priority control. Definition as above.



#### 6.2 Pin Interrupt

Pin Interrupts include INT0 (P3.2), INT1 (P3.3), INT2 (P3.7) and Port1 Change Interrupt. These pins also have the Stop mode wake up capability. INT0 and INT1 are falling edge or low level triggered as the 8051 standard. INT2 is falling edge triggered and Port1 Change Interrupt is triggered by any Port1 pin state change.



#### Pin Interrupt & Wake up

SFR 88h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
TCON	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	
88h.3	IE1: Externa	l Interrupt 1	(INT1 pin) e	dge flag					
				g edge is dete					
			• 1	program perfo	orms the inter	rrupt service	routine.		
88h.2	IT1: Externa	l Interrupt 1	control bit						
	0: Low level active (level triggered) for INT1 pin								
	1: Falling edge active (edge triggered) for INT1 pin								
88h.1	<b>IE0:</b> External Interrupt 0 (INT0 pin) edge flag								
	Set by H/W	when an IN	T0 pin falling	g edge is dete	cted, no mat	ter the EX0 i	s 0 or 1.		
				program perfo					
88h.0	IT0: Externa		• •	0 1		•			
				for INT0 pin					
				l) for INT0 p	in				




SFR <b>95h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
INTFLG	LVD	—	TKIF	ADIF	_	IE2	P1IF	TF3		
R/W	R		R/W	R/W		R/W	R/W	R/W		
Reset	_		0	0		0	0	0		
95h.2	IE2: Externa	l Interrupt 2	(INT2 pin) e	dge flag						
	Set by H/W when a falling edge is detected on the INT2 pin state, no matter the EX2 is 0 or 1.									
	It is cleared	automatical	y when the p	program perfo	orms the inter	rrupt service	routine.			
	S/W can wr	rite FBh to IN	NTFLG to cle	ear this bit. (N	Note2)					
95h.1	S/W can write FBh to INTFLG to clear this bit. (Note2) P1IF: Port1 pin change interrupt flag									
	Set by H/W	when a P1 p	oin state chan	ge is detected	d, and its inte	errupt enable	bit is set (P1)	WKUP).		
	P1IE does r	not affect this	flag's settin	g.						
	It is cleared	automatical	y when the p	program perfo	orms the inte	rrupt service	routine.			
	S/W can wi	te FDh to I	NTFLG to cle	ear this bit. (N	Note2)	-				

*Note2:* S/W can write 0 to clear a flag in the INTFLG, but writing 1 has no effect.

#### 6.3 Idle Mode Wake up and Interrupt

Idle mode is waked up by enabled Interrupts, which means individual interrupt enable bit (ex: EX0) and EA bit must be both set to 1 to establish Idle mode wake up capability. All enabled Interrupts (Pins, Timers, ADC, TK, SPI and UART) can wake up CPU from Idle mode. Upon Idle wake-up, Interrupt service routine is entered immediately. "The first instruction behind IDL (PCON.0) setting" is executed after interrupt service routine return.



EA=EX0=1, Idle mode wake-up and Interrupt by P3.2 (INT0)

SFR 87h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PCON	SMOD	_	—	_	GF1	GF0	PD	IDL
R/W	R/W	_	—	_	R/W	R/W	R/W	R/W
Reset	0		_	_	0	0	0	0

87h.1 **PD:** Stop bit. If 1, Stop mode is entered.


87h.0 **IDL:** Idle bit. If 1, Idle mode is entered.

#### 6.4 Stop Mode Wake up and Interrupt

Stop mode wake up is simple, as long as the individual pin interrupt enable bit (ex: EX0) is set, the pin wake up capability is asserted. Set EX0/EX1/EX2 can enable INT0/INT1/INT2 pins' Stop mode wake up capability. Set P1WKUP bit 7~0 can enable P1.7~P1.0's Stop mode wake up capability. Upon Stop wake up, "the first instruction behind PD (PCON.1) setting" is executed immediately before Interrupt service. Interrupt entry needs EA=1 (P1WKUP also needs P1IE=1) and the trigger state of the pin staying sufficiently long to be observed by the System clock. This feature allows CPU to enter or not enter Interrupt sub-routine after Stop mode wake up.

*Note:* Chip cannot enter Stop Mode if INTn pin is low and wakeup is enabled. (INTn=0 and EXn=1, n=0,1,2)







#### 7. I/O Ports

The Chip has total 22 multi-function I/O pins. All I/O pins follow the standard 8051 "Read-Modify-Write" feature. The instructions that read the SFR rather than the Pin State are the ones that read a port or port bit value, possibly change it, and then rewrite it to the SFR. (ex: ANL P1, A; INC P2; CPL P3.0)

#### 7.1 Port1 & P2.1~P2.0 & P3.6~P3.0

These pins can operate in four different modes as below.

Mode	Port1, P2.1~P2.0, P3 P3.2~P3.0	2.1~P2.0, P3.6~P3.0 pin function 2~P3.0 Others		Pin State	Resistor Pull-up	Digital Input	
Mode 0	Pseudo	Open Drain	0	Drive Low	Ν	Ν	
Widde U	Open Drain	Open Drain	1	Pull-up	Y	Y	
Mode 1	Pseudo Oran Dr		0	Drive Low	Ν	Ν	
Mode 1	Open Drain	Open Drain	1	Hi-Z	Ν	Y	
Mode 2	CMOS	Outmut	0	Drive Low	Ν	Ν	
Mode 2	CMOS	Output	1	Drive High	Ν	Ν	
Mode 3	Mode 3 Alternative Function, such as ADC and		Х		Ν	Ν	
widde 5	Touch	n Key	(don't care)	—	1	IN	

Port1, P2.1~P2.0, P3.6~P3.0 I/O Pin Function Table

If a Port1, P2.1~P2.0 or P3.6~P3.0 pin is used for Schmitt-trigger input, S/W must set the I/O pin to Mode0 or Mode1 and set the corresponding Port Data SFR to 1 to disable the pin's output driving circuitry.

Beside I/O port function, each Port1, P2.1~P2.0 and P3.6~P3.0 pin has one or more alternative functions, such as ADC and Touch Key. Most of the functions are activated by setting the individual pin mode control SFR to Mode3. Port1/Port3 pins have standard 8051 auxiliary definition such as INT0/1, T0/1/2, or RXD/TXD. These pin functions need to set the pin mode SFR to Mode0 or Mode1 and keep the P1.n/P3.n SFR at 1.

Pin Name	8051	Wake-up	СКО	ADC/TK	others	Mode3
P1.0	T2	Y	T2O	AD4/TK0		AD4/TK0
P1.1	T2EX	Y		AD5/TK1		AD5/TK1
P1.2		Y		AD6/TK2	PWM0	AD6/TK2
P1.3		Y		AD7/TK3	PWM1	AD7/TK3
P1.4		Y	СКО	AD8/TK8		AD8/TK8
P1.5		Y		AD9/CLD		AD9/CLD
P1.6		Y		TK9		TK9
P1.7		Y		TK10	MISO	TK10
P3.0	RXD			AD3/TK7		AD3/TK7
P3.1	TXD			AD2/TK6		AD2/TK6
P3.2	INT0	Y		AD1/TK5		AD1/TK5
P3.3	INT1	Y		AD0/TK4		AD0/TK4
P3.4	T0		TOO	TK13	SS	TK13
P3.5	T1			TK12	MOSI	TK12
P3.6				TK11	SCK	TK11
P2.0					XI	
P2.1					XO	



Alternative Function	Mode	Px.n SFR data	Pin State	Other necessary SFR setting
T0, T1, T2, T2EX,	0	1	Input with Pull-up	
INT0, INT1	1	1	Input	
RXD, TXD	0	1	Input with Pull-up/Pseudo Open Drain Output	
KAD, IAD	1	1	Input/Pseudo Open Drain Output	
	0	Х	Clock Open Drain Output with Pull-up	DINIMOD
Т0О, Т2О, СКО	1	Х	Clock Open Drain Output	PINMOD P3MODH
	2	Х	Clock Output (CMOS Push-Pull)	FSMODI
TK0~TK13	0	1	Touch Key Idling, Pull-up	
1K0~1K15	3	Х	Touch Key Scanning	
CLD	3	Х	Touch Key Capacitor Connection	
AD0~AD9	3	Х	ADC Channel	
	0	Х	PWM Open Drain Output with Pull-up	
PWM0, PWM1	1	Х	PWM Open Drain Output	PINMOD
	2	Х	PWM Output (CMOS Push-Pull)	
SPI Master Mode MISO	1	1	SPI Data Input	SPCON
SPI Master Mode SCK, MOSI	2	X	SPI Clock/Data Output (CMOS Push-Pull)	SPCON
SPI Slave Mode MISO	2	X	SPI Data Output (CMOS Push-Pull)	SPCON
SPI Slave Mode SCK, MOSI	1	1	SPI Clock/Data Input	SPCON
SS	1	1	SPI Chip Selection	SPCON
XI, XO	0	1	Crystal oscillation	CLKCON

The necessary SFR setting for Port1/P2.1~P2.0/P3.6~P3.0 pin's alternative function is list below.


Mode Setting for Port1, P2.1~P2.0, P3.6~P3.0 Alternative Function

For tables above, a **"COMS Output"** pin means it can sink and drive at least 4 mA current. It is not recommended to use such pin as input function.


An "**Open Drain**" pin means it can sink at least 4 mA current but only drive a small current ( $<20\mu$ A). It can be used as input or output function and typically needs an external pull up resistor.

An 8051 standard pin is a **"Pseudo Open Drain"** pin. It can sink at least 4 mA current when output is at low level, and drives at least 4 mA current for  $1\sim2$  clock cycle when output transits from low to high, then keeps driving a small current (<20µA) to maintain the pin at high level. It can be used as input or output function.










P1.5 Pin Structure





P3.0	Pin	Structure

SFR <b>90h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1	P1.7	P1.6	P1.5	P1.4	P1.3	P1.2	P1.1	P1.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1

90h.7~0 **P1:** Port1 data

SFR B0h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0					
P3	P3.7	P3.6	P3.5	P3.4	P3.3	P3.2	P3.1	P3.0					
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W					
Reset	1	1	1	1	1	1	1	1					
DOL C O	D2 ( D2 A. I	$\mathbf{D}\mathbf{D}\mathbf{L}$ ( ) $\mathbf{D}2$ ( )											

B0h.6~0 **P3.6~P3.0:** P3.6~P3.0 data

SFR A0h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P2	P2.7	P2.6	P2.5	P2.4	P2.3	P2.2	P2.1	P2.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1

A0h.1~0 **P2.1~P2.0:** P2.1~P2.0 data



	D: 7	Die		<b>D</b> : 4	Die	Dia	<b>D</b> !. 1	<b>D</b> : 0
SFR A2h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1MODL	P1M			IOD2		IOD1		OD0
R/W	R/		R/	/W		/W		W
Reset	0	0	0	0	0	0	0	0
A2h.7~6	<b>P1MOD3:</b> P	1.3 pin cont	rol					
	00: Mode0							
	01: Mode1							
	10: Mode2							
			C or Touch K	ey input				
A2h.5~4	<b>P1MOD2:</b> P	1.2 pin conti	rol					
	00: Mode0							
	01: Mode1							
	10: Mode2		<sup>7</sup> or Touch V	auinput				
A2h.3~2	<b>P1MOD1:</b> P		C or Touch K	ey input				
A211.3 <sup>-2</sup> 2	00: Mode0	1.1 pin cond						
	01: Mode1							
	10: Mode2							
		P1.1 is ADO	C or Touch K	ey input				
A2h.1~0	P1MOD0: P			•				
	00: Mode0	-						
	01: Mode1							
	10: Mode2							
	11: Mode3,	P1.0 is ADO	C or Touch K	ey input				
SFR A3h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	-							
P1MODH R/W	P1M R/			OD6 W		10D5 /W	P1M R/	
Reset	0 K/	<u>w</u> 0	0	0	0	0	0 K/	w 0
A3h.7~6	<b>P1MOD7:</b> P		-	0	0	0	0	0
A311.7~0	00: Mode0	1.7 pin conu	01					
	01: Mode1							
	10: Mode2							
		P1.7 is Tou	ch Key input					
A3h.5~4	<b>P1MOD6:</b> P							
	00: Mode0	1						
	01: Mode1							
	10: Mode2							
	11: Mode3,	P1.6 is Touc	ch Key input					
A3h.3~2	<b>P1MOD5:</b> P	1.5 pin contr	- -					

A3h.3~2 P1MOD5: P1.5 pin control

- 00: Mode0
  - 01: Mode1
  - 10: Mode2
- 11: Mode3, P1.5 is ADC input or Touch Key CLD functional pin
- A3h.1~0 P1MOD4: P1.4 pin control
  - 00: Mode0
  - 01: Mode1
  - 10: Mode2
  - 11: Mode3, P1.4 is ADC or Touch Key input



SFR A4h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P3MODL	P3M	OD3	P3M	OD2	P3M	IOD1	P3M	IOD0
R/W	R/	W	R/	W	R/	/W	R	/W
Reset	0	1	0	1	0	1	0	1
A4h.7~6	P3MOD3: P	3.3 pin contr	ol					
	00: Mode0							
	01: Mode1							
	10: Mode2							
			C or Touch K	ey input				
A4h.5~4	<b>P3MOD2:</b> P	3.2 pin contr	ol					
	00: Mode0							
	01: Mode1							
	10: Mode2		C an Tanah K					
A4h.3~2	<b>P3MOD1:</b> P		C or Touch K	ey input				
A411.3~2	00: Mode0	5.1 pin conu	01					
	00: Mode0 01: Mode1							
	10: Mode2							
		P3.1 is ADO	C or Touch K	ev input				
A4h.1~0	<b>P3MOD0:</b> P			ey mpar				
	00: Mode0	I I						
	01: Mode1							
	10: Mode2							
	10: Mode2	P3.0 is ADC	C or Touch K	ey input				
CED A CL	10: Mode2 11: Mode3,				D:t 2	D:t 2	D:+ 1	Dit 0
	10: Mode2 11: Mode3, Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P3MODH	10: Mode2 11: Mode3, Bit 7 T0OE	Bit 6	Bit 5 P3M	Bit 4 OD6	P3M	IOD5	P3M	IOD4
P3MODH R/W	10: Mode2 11: Mode3, Bit 7 T0OE R/W	Bit 6	Bit 5 P3M R/	Bit 4 OD6 W	P3M R/	IOD5 /W	P3M R	IOD4 /W
P3MODH R/W Reset	10: Mode2 11: Mode3, Bit 7 T0OE R/W 0	Bit 6 	Bit 5 P3M R/ 0	Bit 4 OD6 W 0	P3M	IOD5	P3M	IOD4
P3MODH R/W Reset	10: Mode2 11: Mode3, Bit 7 T0OE R/W 0 <b>T0OE:</b> Time	Bit 6 - - er0 signal out	Bit 5 P3M R/ 0 put (T0O) cc	Bit 4 OD6 W 0 ontrol	P3M R/ 0	IOD5 /W	P3M R	IOD4 /W
P3MODH R/W Reset	10: Mode2 11: Mode3, Bit 7 T0OE R/W 0 <b>T0OE:</b> Time 0: Disable 7	Bit 6 — — er0 signal out Fimer0 overf	Bit 5 P3M R/ 0 put (T0O) cc low divided b	Bit 4 OD6 W 0 ontrol oy 64 output	P3M R/ 0 to P3.4	IOD5 /W	P3M R	IOD4 /W
P3MODH R/W Reset A5h.7	10: Mode2 11: Mode3, Bit 7 TOOE R/W 0 <b>TOOE:</b> Time 0: Disable 7 1: Enable T	Bit 6 — — — er0 signal out Fimer0 overf1	Bit 5 P3M R/ 0 put (T0O) cc low divided b ow divided b	Bit 4 OD6 W 0 ontrol oy 64 output	P3M R/ 0 to P3.4	IOD5 /W	P3M R	IOD4 /W
P3MODH R/W Reset A5h.7	10: Mode2 11: Mode3, Bit 7 T0OE R/W 0 <b>T0OE:</b> Time 0: Disable 7	Bit 6 — — — er0 signal out Fimer0 overf1	Bit 5 P3M R/ 0 put (T0O) cc low divided b ow divided b	Bit 4 OD6 W 0 ontrol oy 64 output	P3M R/ 0 to P3.4	IOD5 /W	P3M R	IOD4 /W
P3MODH R/W Reset A5h.7	10: Mode2 11: Mode3, Bit 7 TOOE R/W 0 <b>TOOE:</b> Time 0: Disable 7 1: Enable T <b>P3MOD6:</b> P	Bit 6 — — — er0 signal out Fimer0 overf1	Bit 5 P3M R/ 0 put (T0O) cc low divided b ow divided b	Bit 4 OD6 W 0 ontrol oy 64 output	P3M R/ 0 to P3.4	IOD5 /W	P3M R	IOD4 /W
P3MODH R/W Reset A5h.7	10: Mode2 11: Mode3, Bit 7 TOOE R/W 0 <b>TOOE:</b> Time 0: Disable 7 1: Enable T <b>P3MOD6:</b> P 00: Mode0	Bit 6 — — — er0 signal out Fimer0 overf1	Bit 5 P3M R/ 0 put (T0O) cc low divided b ow divided b	Bit 4 OD6 W 0 ontrol oy 64 output	P3M R/ 0 to P3.4	IOD5 /W	P3M R	IOD4 /W
P3MODH R/W Reset A5h.7	10: Mode2 11: Mode3, Bit 7 T0OE R/W 0 T0OE: Time 0: Disable 7 1: Enable T P3MOD6: P 00: Mode0 01: Mode1 10: Mode2 11: Mode3,	Bit 6 – – er0 signal out Fimer0 overfl 'imer0 overfl '3.6 pin contr P3.6 is Touc	Bit 5 P3M R/ 0 put (T0O) cc low divided b ow divided b ol	Bit 4 OD6 W 0 ontrol oy 64 output	P3M R/ 0 to P3.4	IOD5 /W	P3M R	IOD4 /W
P3MODH R/W Reset A5h.7 A5h.5~4	10: Mode2 11: Mode3, Bit 7 T0OE R/W 0 <b>T0OE:</b> Time 0: Disable 7 1: Enable 7 <b>P3MOD6:</b> P 00: Mode0 01: Mode1 10: Mode2	Bit 6 – – er0 signal out Fimer0 overfl 'imer0 overfl '3.6 pin contr P3.6 is Touc	Bit 5 P3M R/ 0 put (T0O) cc low divided b ow divided b ol	Bit 4 OD6 W 0 ontrol oy 64 output	P3M R/ 0 to P3.4	IOD5 /W	P3M R	IOD4 /W
P3MODH R/W Reset A5h.7 A5h.5~4	10: Mode2 11: Mode3, Bit 7 TOOE R/W 0 TOOE: Time 0: Disable 7 1: Enable T P3MOD6: P 00: Mode0 01: Mode1 10: Mode2 11: Mode3, P3MOD5: P 00: Mode0	Bit 6 – – er0 signal out Fimer0 overfl 'imer0 overfl '3.6 pin contr P3.6 is Touc	Bit 5 P3M R/ 0 put (T0O) cc low divided b ow divided b ol	Bit 4 OD6 W 0 ontrol oy 64 output	P3M R/ 0 to P3.4	IOD5 /W	P3M R	IOD4 /W
P3MODH R/W Reset A5h.7 A5h.5~4	10: Mode2 11: Mode3, Bit 7 T0OE R/W 0 <b>T0OE:</b> Time 0: Disable 7 1: Enable T <b>P3MOD6:</b> P 00: Mode0 01: Mode1 10: Mode2 11: Mode3, <b>P3MOD5:</b> P	Bit 6 – – er0 signal out Fimer0 overfl 'imer0 overfl '3.6 pin contr P3.6 is Touc	Bit 5 P3M R/ 0 put (T0O) cc low divided b ow divided b ol	Bit 4 OD6 W 0 ontrol oy 64 output	P3M R/ 0 to P3.4	IOD5 /W	P3M R	IOD4 /W
P3MODH R/W Reset A5h.7 A5h.5~4	10: Mode2 11: Mode3, Bit 7 TOOE R/W 0 <b>TOOE:</b> Time 0: Disable 7 1: Enable 7 P3MOD6: P 00: Mode0 01: Mode1 10: Mode2 11: Mode3, P3MOD5: P 00: Mode0 01: Mode1 10: Mode1 10: Mode2	Bit 6 – – er0 signal out Fimer0 overf1 '3.6 pin contr P3.6 is Touc 3.5 pin contr	Bit 5 P3M R/ 0 put (T0O) cc low divided b ow divided b ol	Bit 4 OD6 W 0 ontrol oy 64 output	P3M R/ 0 to P3.4	IOD5 /W	P3M R	IOD4 /W
	10: Mode2 11: Mode3, Bit 7 TOOE R/W 0 <b>TOOE:</b> Time 0: Disable 7 1: Enable 7 P3MOD6: P 00: Mode0 01: Mode1 10: Mode2 11: Mode3, P3MOD5: P 00: Mode0 01: Mode1 10: Mode1 10: Mode2	Bit 6 – er0 signal out Fimer0 overf1 '3.6 pin contr '3.5 pin contr P3.5 is Touc	Bit 5 P3M R/ 0 put (T0O) cc low divided b ow divided b ol	Bit 4 OD6 W 0 ontrol oy 64 output	P3M R/ 0 to P3.4	IOD5 /W	P3M R	IOD4 /W

A5h.1~0 **P3MOD4:** P3.4 pin control 00: Mode0

01: Mode1

10: Mode2

11: Mode3, P3.4 is Touch Key input



SFR <b>93h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P2MOD	_			_	P2M	IOD1	P2M	IOD0
R/W	_		_	_	R	/W	R	W
Reset	_	_	_	_	0	1	0	1
93h.3~2	P2MOD1: P	2.1 pin contr	ol					
	00: Mode0							
	01: Mode1							
	10: Mode2							
93h.1~0	11: not defi							
9511.1~0	<b>P2MOD0:</b> P 00: Mode0	2.0 pm conu	01					
	00: Mode0 01: Mode1							
	10: Mode2							
	11: not defi	ined						
SFR A6h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PINMOD	PWM10E	—	PWM0OE		TCOE	T2OE	_	_
R/W	R/W		R/W		R/W	R/W	_	_
Reset	0		0	_	0	0	_	—
A6h.7			l output enab					
			l output to P1					
			output to P1					
A6h.5			l output enab l output to P1					
			output to P1					
A6h.3			nal output (C					
11011.5			divided by 2					
			divided by 2					
A6h.2			tput (T2O) co					
			low divided l					
	1: Enable T	imer2 overfl	ow divided b	y 2 output to	P1.0			
							~	
SFR D8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CLKCON	SCKTYPE	FCKTYPE	—	STPPCK	STPFCK	SELFCK		PSC
R/W	R/W	R/W	—	R/W	R/W	R/W	R	W
Reset	0	0	-	0	0	0		1
D01 7	NI KIVPH'	NIOW CLOCK 1	vne This hif	can be chan	ged only in H	ast mode (SE		
D8h.7				can be chan	ged only in I		Li ell' i).	
D8h.7	0: SRC, P2	.1~P2.0 are I	/O pins	can be chan	ged only in I		Li chi i).	
	0: SRC, P2 1: SXT, P2	.1~P2.0 are I .1~P2.0 are c	O pins rystal pins			ow mode (SE		

1: FXT, P2.1~P2.0 are crystal pins

SFR BCh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SPCON	SPEN	MSTR	CPOL	CPHA	SSDIS	LSBF	SPCR	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0

BCh.7 SPEN: SPI enable

0: SPI disable

1: SPI enable, P1.7, P3.5, P3.6 are SPI functional pins.

BCh.3

**SSDIS:** SS pin disable 0: Enable SS pin, P3.4 is SPI chip selection input.

1: Disable SS pin



## 7.2 P3.7

P3.7 can be only used as Schmitt-trigger input or open-drain output, with pull-up resistor always enable. P3.7 pin is shared with RSTn, INT2 and Flash VPP function.

#### 7.3 P0.3~P0.0


If a P0.3~P0.0 is defined as I/O pin, it can be used as CMOS push-pull output or Schmitt-trigger input. The pin's pull up function is enable while SFR bit PxOE.n=0 and Px.n=1.

P0.3~P0.0 pin function	PxOE.n	Px.n SFR data	Pin State	Resistor Pull-up	Digital Input
Innut	0	0	Hi-Z	Ν	Y
Input	0	1	Pull-up	Y	Y
CMOS Output	1	0	Drive Low	Ν	Ν
CMOS Output	1	1	Drive High	Ν	Ν

Pin Name	Wake-up	Others
P0.0		
P0.1		
P0.2		
P0.3		
P3.7	Y	INT2, RSTn, VPP

P0.3~P0.0 I/O Pin Function Table

P0.3~P0.0, P3.7 multi-function Table



**P0.0 Pin Structure** 



SFR 80h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PO	P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1

<sup>80</sup>h.3~0 **P0.3~P0.0:** P0.3~P0.0 data, also controls the P0.n pin's pull-up function. If the P0.n SFR data is "1" and the corresponding P0OE.n=0 (input mode), the pull-up is enabled.

SFR B0h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P3	P3.7	P3.6	P3.5	P3.4	P3.3	P3.2	P3.1	P3.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1

B0h.7 **P3.7:** P3.7 data, also controls the P3.7 pin's I/O mode. If the P3.7 SFR data is "1", the P3.7 is assigned as Schmitt-trigger input mode; otherwise, it is assigned as open-drain output mode.

SFR <b>91h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
POOE	_	—	_	—		PO	OE	
R/W	_	—	_	—		R/	W	
Reset	_	—	_	—	0	0	0	0

91h.3~0 **POOE:** P0.3~P0.0 CMOS Push-Pull output enable control

0: Disable

1: Enable




### 8. Timers

Timer0, Timer1 and Timer2 are provided as standard 8051 compatible timer/counter. Compare to the traditional 12T 8051, the chip's Timer0/1/2 use 2 System clock cycle as the time base unit. That is, in timer mode, these timers increase at every "2 System clock" rate; in counter mode, T0/T1/T2 pin input pulse must be wider than 2 System clock to be seen by this device. In addition to the standard 8051 timers function. The T0O pin can output the "Timer0 overflow divided by 64" signal, and the T2O pin can output the "Timer2 overflow divided by 2" signal. Timer3 is provided for a real-time clock count, when its time base is SXT.

#### 8.1 Timer0/1

TCON and TMOD are used to set the mode of operation and to control the running and interrupt generation of the Timer0/1, with the timer/counter values stored in two pairs of 8-bit registers (TL0, TH0, and TL1, TH1).

SFR 88h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TCON	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
88h.7	TF1: Timer							
		when Time						
			PU vectors i	nto the interr	upt service ro	outine.		
88h.6	TR1: Timer							
	0: Timer1 s 1: Timer1 r	1						
88h.5	<b>TF0:</b> Timer(		σ					
0011.5		when Time		verflows.				
					upt service ro	outine.		
88h.4	TR0: Timer				1			
	0: Timer0 s							
	1: Timer0 r	uns						
	D: 7	D'+ (	D: 6	D': 4	D:/ 2	D:/ 0	D' 1	<b>D</b> '( 0
SFR 89h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TMOD	GATE1 R/W	CT1N R/W	TM0 R/		GATE0	CTON		OD0
R/W Reset		<u>K/W</u>	0 K/	w 0	R/W 0	R/W 0	<u> </u>	/W 0
	I ()							
	0 GATE1. Tir	\$	_	0	0	0	0	0
89h.7	GATE1: Tir	ner1 gating c	ontrol bit	u.	0	0	0	0
	GATE1: Tir 0: Timer1 e	ner1 gating c	ontrol bit FR1 bit is set		and TR1 bit i		0	0
	GATE1: Tir 0: Timer1 e	ner1 gating c nable when 7 nable only w	ontrol bit FR1 bit is set hile the INT	1 pin is high			0	
89h.7	GATE1: Tin 0: Timer1 e 1: Timer1 e CT1N: Time 0: Timer m	ner1 gating c enable when ' enable only w er1 Counter/1 ode, Timer1	ontrol bit FR1 bit is set hile the INT Timer select b data increase	1 pin is high bit s at 2 Systen	and TR1 bit i i clock cycle	s set rate	0	0
89h.7 89h.6	GATE1: Tin 0: Timer1 e 1: Timer1 e CT1N: Time 0: Timer m 1: Counter	ner1 gating c mable when ' mable only w er1 Counter/7 ode, Timer1 mode, Timer	ontrol bit IR1 bit is set hile the INT Timer select b data increase 1 data increa	1 pin is high bit s at 2 Systen	and TR1 bit i	s set rate	0	0
89h.7	GATE1: Tin 0: Timer1 e 1: Timer1 e CT1N: Time 0: Timer m 1: Counter TMOD1: Ti	mer1 gating c mable when ' mable only w er1 Counter/1 ode, Timer1 mode, Timer mer1 mode s	ontrol bit IR1 bit is set hile the INT Timer select b data increase 1 data increa elect	1 pin is high bit s at 2 Systen ses at T1 pin	and TR1 bit i a clock cycle s negative ec	s set rate	0	0
89h.7 89h.6	GATE1: Tin 0: Timer1 e 1: Timer1 e CT1N: Time 0: Timer m 1: Counter TMOD1: Ti 00: 8-bit tin	ner1 gating c mable when ' mable only w er1 Counter/1 ode, Timer1 mode, Timer mer1 mode s ner/counter (	ontrol bit IR1 bit is set hile the INT Timer select b data increase 1 data increa elect	1 pin is high bit s at 2 Systen ses at T1 pin	and TR1 bit i a clock cycle s negative ec	s set rate	0	0
89h.7 89h.6	GATE1: Tin 0: Timer1 e 1: Timer1 e CT1N: Timer 0: Timer m 1: Counter TMOD1: Ti 00: 8-bit tir 01: 16-bit t	ner1 gating c enable when ' enable only w er1 Counter/I ode, Timer1 mode, Timer mer1 mode s ner/counter ( imer/counter	ontrol bit FR1 bit is set hile the INT "imer select b data increase 1 data increa elect TH1) and 5-b	1 pin is high bit s at 2 Systen ses at T1 pin bit prescaler (	and TR1 bit i a clock cycle 's negative ec TL1)	s set rate lge	0	0
89h.7 89h.6	GATE1: Tin 0: Timer1 e 1: Timer1 e CT1N: Timer 0: Timer m 1: Counter TMOD1: Ti 00: 8-bit tir 01: 16-bit t 10: 8-bit au	ner1 gating c enable when ' enable only w er1 Counter/I ode, Timer1 mode, Timer mer1 mode s ner/counter ( imer/counter to-reload tim	ontrol bit FR1 bit is set hile the INT "imer select b data increase 1 data increa elect TH1) and 5-b	1 pin is high bit s at 2 Systen ses at T1 pin bit prescaler (	and TR1 bit i a clock cycle s negative ec	s set rate lge	0	0
89h.7 89h.6 89h.5~4	GATE1: Tin 0: Timer1 e 1: Timer1 e CT1N: Timer 0: Timer m 1: Counter TMOD1: Ti 00: 8-bit tin 01: 16-bit t 10: 8-bit au 11: Timer1	ner1 gating c enable when ' enable only w er1 Counter/1 ode, Timer1 mode, Timer mer1 mode s ner/counter ( imer/counter to-reload tim stops	ontrol bit FR1 bit is set hile the INT Timer select b data increase 1 data increa elect TH1) and 5-b er/counter (T	1 pin is high bit s at 2 Systen ses at T1 pin bit prescaler (	and TR1 bit i a clock cycle 's negative ec TL1)	s set rate lge	0	0
89h.7 89h.6	GATE1: Tin 0: Timer1 e 1: Timer1 e CT1N: Timer 0: Timer m 1: Counter TMOD1: Ti 00: 8-bit tir 01: 16-bit t 10: 8-bit au 11: Timer1 GATE0: Tin	ner1 gating c enable when ' enable only w er1 Counter/1 ode, Timer1 mode, Timer mer1 mode s ner/counter ( imer/counter to-reload tim stops	ontrol bit FR1 bit is set hile the INT Timer select b data increase 1 data increa elect TH1) and 5-b er/counter (T ontrol bit	1 pin is high oit s at 2 Systen ses at T1 pin oit prescaler ( TL1). Reload	and TR1 bit i a clock cycle 's negative ec TL1)	s set rate lge	0	0
89h.7 89h.6 89h.5~4 89h.3	GATE1: Tin 0: Timer1 e 1: Timer1 e CT1N: Timer 0: Timer m 1: Counter TMOD1: Ti 00: 8-bit tir 01: 16-bit t 10: 8-bit au 11: Timer1 GATE0: Tin 0: Timer0 e 1: Timer0 e	ner1 gating c enable when ' enable only w er1 Counter/1 ode, Timer1 mode, Timer1 mode, Timer1 mode, Timer mer1 mode s ner/counter ( imer/counter ( imer/counter to- reload tim stops ner0 gating c enable when '	ontrol bit FR1 bit is set hile the INT Timer select b data increase 1 data increase 1 data increa elect TH1) and 5-b er/counter (T ontrol bit FR0 bit is set hile the INT	1 pin is high bit s at 2 Systen ses at T1 pin bit prescaler ( TL1). Reload 0 pin is high	and TR1 bit i a clock cycle 's negative ec TL1)	s set rate lge at overflow.	0	
89h.7 89h.6 89h.5~4	GATE1: Tin 0: Timer1 e 1: Timer1 e CT1N: Timer 0: Timer m 1: Counter TMOD1: Ti 00: 8-bit tir 01: 16-bit t 10: 8-bit au 11: Timer1 GATE0: Tim 0: Timer0 e 1: Timer0 e	ner1 gating c enable when ' enable only w er1 Counter/1 ode, Timer1 mode, Timer1 mode, Timer1 mode, Timer mer1 mode s ner/counter ( imer/counter ( imer/counter to- reload tim stops ner0 gating c enable when ' enable only w	ontrol bit FR1 bit is set hile the INT Timer select b data increase 1 data increase 1 data increa elect TH1) and 5-b er/counter (T ontrol bit FR0 bit is set hile the INT Timer select b	1 pin is high bit s at 2 Systen ses at T1 pin bit prescaler ( CL1). Reload CL1). Reload D pin is high bit	and TR1 bit i a clock cycle s' negative ec TL1) ed from TH1 and TR0 bit i	s set rate lge at overflow. s set	0	
89h.7 89h.6 89h.5~4 89h.3	GATE1: Tin 0: Timer1 e 1: Timer1 e CT1N: Timer 0: Timer m 1: Counter TMOD1: Ti 00: 8-bit tir 01: 16-bit t 10: 8-bit au 11: Timer1 GATE0: Tim 0: Timer0 e 1: Timer0 e CT0N: Timer 0: Timer m	ner1 gating c enable when ' enable only w er1 Counter/I ode, Timer1 mode, Timer1 mode, Timer1 mode, Timer1 mode, Timer0 stops ner0 gating c enable when ' enable only w er0 Counter/I ode, Timer0	ontrol bit FR1 bit is set hile the INT Timer select b data increase 1 data increase 1 data increase elect TH1) and 5-b er/counter (T ontrol bit FR0 bit is set hile the INT Timer select b data increase	1 pin is high bit s at 2 Systen ses at T1 pin bit prescaler ( TL1). Reload TL1). Reload D pin is high bit s at 2 Systen	and TR1 bit i a clock cycle 's negative ec TL1) ed from TH1 and TR0 bit i a clock cycle	s set rate lge at overflow. s set rate	0	
89h.7 89h.6 89h.5~4 89h.3	GATE1: Tin 0: Timer1 e 1: Timer1 e CT1N: Timer 0: Timer m 1: Counter TMOD1: Ti 00: 8-bit tir 01: 16-bit t 10: 8-bit au 11: Timer1 GATE0: Tim 0: Timer0 e 1: Timer0 e CT0N: Timer 0: Timer m	ner1 gating c enable when ' enable only w er1 Counter/I ode, Timer1 mode, Timer1 mode, Timer1 mode, Timer1 mode, Timer0 stops ner0 gating c enable when ' enable only w er0 Counter/I ode, Timer0	ontrol bit FR1 bit is set hile the INT Timer select b data increase 1 data increase 1 data increase elect TH1) and 5-b er/counter (T ontrol bit FR0 bit is set hile the INT Timer select b data increase	1 pin is high bit s at 2 Systen ses at T1 pin bit prescaler ( TL1). Reload TL1). Reload D pin is high bit s at 2 Systen	and TR1 bit i a clock cycle s' negative ec TL1) ed from TH1 and TR0 bit i	s set rate lge at overflow. s set rate	0	





89h.1~0 **TMOD0:** Timer0 mode select

00: 8-bit timer/counter (TH0) and 5-bit prescaler (TL0)

01: 16-bit timer/counter

10: 8-bit auto-reload timer/counter (TL0). Reloaded from TH0 at overflow.

11: TL0 is an 8-bit timer/counter. TH0 is an 8-bit timer/counter using Timer1's TR1 and TF1 bits.

SFR 8Ah	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TL0				TI	20			
R/W				R/	W			
Reset	0	0	0	0	0	0	0	0
		Ş	Ş	ů	Ş	ů	Ş	Ŷ

8Ah.7~0 **TL0:** Timer0 data low byte

SFR 8Bh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TL1				TI	_1			
R/W				R/	W			
Reset	0	0	0	0	0	0	0	0
001 7 0		1 1 / 1 1						

8Bh.7~0 **TL1:** Timer1 data low byte

SFR 8Ch	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
THO				TI	HO			
R/W				R/	W			
Reset	0	0	0	0	0	0	0	0
0.01 7 0	TILO TO	0.11.11						

8Ch.7~0 **TH0:** Timer0 data high byte

SFR 8Dh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TH1				TI	H1			
R/W				R/	W			
Reset	0	0	0	0	0	0	0	0

8Dh.7~0 **TH1:** Timer1 data high byte

*Note:* also refer to Section 6 for more information about Timer0/1 Interrupt enable and priority. *Note:* also refer to Section 7 for more information about T0O pin output setting.

#### 8.2 Timer2

Timer2 is controlled through the TCON2 register with the low and high bytes of Timer/Counter 2 stored in TL2 and TH2 and the low and high bytes of the Timer2 reload/capture registers stored in RCAP2L and RCAP2H.

SFR C8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
T2CON	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	CT2N	CPRL2N
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
C8h.7	TF2: Timer2	2 overflow fla	ıg					
	Set by H/W	when Time	r/Counter 2 d	overflows unl	ess RCLK=1	or TCLK=1	. This bit mu	ist be cleared
	by S/W.							
C8h.6	EXF2: T2EX	K interrupt pi	n falling edg	e flag				
		capture or a ared by S/W.		sed by a neg	ative transiti	on on T2EX	pin if EXEN	2=1. This bit
C8h.5	RCLK: UA	RT receive cl	ock control b	oit				
	0: Use Time	er1 overflow	as receive cl	ock for serial	port in mod	e 1 or 3		
	1: Use Time	er2 overflow	as receive cl	ock for serial	port in mod	e 1 or 3		



C8h.4	TCLK: UART transmit clock control bit
	0: Use Timer1 overflow as transmit clock for serial port in mode 1 or 3
	1: Use Timer2 overflow as transmit clock for serial port in mode 1 or 3
C8h.3	EXEN2: T2EX pin enable
	0: T2EX pin disable
	1: T2EX pin enable, it cause a capture or reload when a negative transition on T2EX pin is detected
	if RCLK=TCLK=0
C8h.2	TR2: Timer2 run control
	0: Timer2 stops
	1: Timer2 runs
C8h.1	CT2N: Timer2 Counter/Timer select bit
	0: Timer mode, Timer2 data increases at 2 System clock cycle rate
	1: Counter mode, Timer2 data increases at T2 pin's negative edge
C8h.0	CPRL2N: Timer2 Capture/Reload control bit
	0: Reload mode, auto-reload on Timer2 overflows or negative transitions on T2EX pin if EXEN2=1
	1: Capture mode, capture on negative transitions on T2EX pin if EXEN2=1
	If RCI K-1 or TCI K-1 CPRI 2N is ignored and timer is forced to auto-reload on Timer?

If RCLK=1 or TCLK=1, CPRL2N is ignored and timer is forced to auto-reload on Timer2 overflow

SFR CAh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RCP2L				RC	P2L			
R/W				R/	W			
Reset	0	0	0	0	0	0	0	0
	DODAT T	<b>a</b> 1 1/		1				

CAh.7~0 **RCP2L:** Timer2 reload/capture data low byte

SFR CBh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RCP2H				RCI	P2H			
R/W				R/	W			
Reset	0	0	0	0	0	0	0	0

CBh.7~0 RCP2H: Timer2 reload/capture data high byte

SFR CCh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TL2				TI	_2			
R/W				R/	W			
Reset	0	0	0	0	0	0	0	0
CCh 7-0	TI 2. Timer	data low by	to					

CCh.7~0 **TL2:** Timer2 data low byte

TH2         TH2           R/W         R/W	
Reset         0 <th>0</th>	0

CDh.7~0 **TH2:** Timer2 data high byte

*Note:* also refer to Section 6 for more information about Timer2 Interrupt enable and priority. *Note:* also refer to Section 7 for more information about T2O pin output setting.



### 8.3 Timer3

Timer3 of the Chip works as a time-base counter, which generates interrupts periodically. It generates an interrupt flag (TF3) with the clock divided by 32768, 16384, 8192, or 128 depending on the TM3PSC bits. The Timer3 clock source is Slow clock (SRC or SXT). This is ideal for real-time-clock (RTC) functionality when the clock source is SXT.

SFR <b>94h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
OPTION	UART1W	MODE3V	WDTPSC		ADCKS		TM3PSC	
R/W	R/W	R/W	R/	W	R/	W	R/	W
Reset	0	0	0	0 0		0	0	0

94h.1~0 **TM3PSC:** Timer3 interrupt rate control select

- 00: Interrupt rate is 32768 Slow clock cycle
- 01: Interrupt rate is 16384 Slow clock cycle
- 10: Interrupt rate is 8192 Slow clock cycle

11: Interrupt rate is 128 Slow clock cycle

SFR <b>95h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTFLG	LVD	_	TKIF	ADIF	_	IE2	P1IF	TF3
R/W	R		R/W	R/W		R/W	R/W	R/W
Reset	—		0	0		0	0	0

95h.0 **TF3:** Timer 3 interrupt flag

Set by H/W when Timer3 reaches TM3PSC setting cycles. It is cleared automatically when the program performs the interrupt service routine. S/W can write FEh to INTFLG to clear this bit. (*Note2*)

*Note2:* S/W can write 0 to clear a flag in the INTFLG, but writing 1 has no effect.

SFR F8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
AUX1	CLRWDT	CLRTM3	TKSOC	ADSOC	<b>CLRPWM0</b>	_	_	DPSEL
R/W	R/W	R/W	R/W	R/W	R/W	_		R/W
Reset	0	0	0	0	0	_		0

F8h.6 **CLRTM3:** Set to clear Timer3, H/W auto clear it at next clock cycle

*Note:* also refer to Section 6 for more information about Timer3 Interrupt enable and priority.



#### 8.4 T0O and T2O Output Control

This device can generate various frequency waveform pin output (in CMOS or Open-Drain format) for Buzzer. The TOO and T2O waveform is divided by Timer0/Timer2 overflow signal. The TOO waveform is Timer0 overflow divided by 64, and T2O waveform is Timer2 overflow divided by 2. User can control their frequency by Timers auto reload speed. Set TOOE and T2OE SFRs can output these waveforms.

SFR A6h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PINMOD	PWM10E		PWM00E	—	TCOE	T2OE		—
R/W	R/W		R/W	_	R/W	R/W		_
Reset	0		0	_	0	0		_

A6h.2 **T2OE:** Timer2 signal output (T2O) control

0: Disable Timer2 overflow divided by 2 output to P1.0

1: Enable Timer2 overflow divided by 2 output to P1.0

SFR A5h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P3MODH	TOOE	_	P3MOD6		P3MOD5		P3MOD4	
R/W	R/W		R/	W	R/W		R/W	
Reset	0		0	0	0	0	0	0

A5h.7 **TOOE:** Timer0 signal output (T0O) control

0: Disable Timer0 overflow divided by 64 output to P3.4 1: Enable Timer0 overflow divided by 64 output to P3.4

# 9. UART

The UART uses SCON and SBUF SFRs. SCON is the control register, SBUF is the data register. Data is written to SBUF for transmission and SBUF is read to obtain received data. The received data and transmitted data registers are completely independent. In addition to standard 8051's full duplex mode, this chip also provides one wire mode. If the UART1W bit is set, both transmit and receive data use P3.1 pin.

SFR 87h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PCON	SMOD	—	_	—	GF1	GF0	PD	IDL
R/W	R/W	—	—	—	R/W	R/W	R/W	R/W
Reset	0		_		0	0	0	0

87h.7 **SMOD:** UART double baud rate control bit

0: Disable UART double baud rate

1: Enable UART double baud rate

SFR <b>94h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
OPTION	UART1W	MODE3V	WDTPSC		ADCKS		TM3PSC	
R/W	R/W	R/W	R/	W	R/W		R/	W
Reset	0	0	0	0	0	0	0	0

94h.7 UART1W: One wire UART mode enable, both TXD/RXD use P3.1 pin

0: Disable one wire UART mode

1: Enable one wire UART mode

SFR <b>98h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SCON	SM0	SM1	SM2	REN	TB8	RB8	TI	RI
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

98h.7~6 **SM0,SM1:** Serial port mode select bit 0,1

00: Mode0: 8 bit shift register, Baud Rate= $F_{SYSCLK}/2$ 

01: Mode1: 8 bit UART, Baud Rate is variable

10: Mode2: 9 bit UART, Baud Rate =  $F_{SYSCLK}/32$  or /64

11: Mode3: 9 bit UART, Baud Rate is variable

98h.5 SM2: Serial port mode select bit 2

SM2 enables multiprocessor communication over a single serial line and modifies the above as follows. In Modes 2 & 3, if SM2 is set then the received interrupt will not be generated if the received ninth data bit is 0. In Mode 1, the received interrupt will not be generated unless a valid stop bit is received. In Mode 0, SM2 should be 0.

98h.4 **REN:** UART reception enable

0: Disable reception

1: Enable reception

- 98h.3 **TB8:** Transmit Bit 8, the ninth bit to be transmitted in Mode 2 and 3
- 98h.2 **RB8:** Receive Bit 8, contains the ninth bit that was received in Mode 2 and 3 or the stop bit in Mode 1 if SM2=0
- 98h.1 **TI:** Transmit interrupt flag

Set by H/W at the end of the eighth bit in Mode 0, or at the beginning of the stop bit in other modes. Must be cleared by S/W.

98h.0 RI: Receive interrupt flag
 Set by H/W at the end of the eighth bit in Mode 0, or at the sampling point of the stop bit in other modes. Must be cleared by S/W.



SFR <b>99h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SBUF		SBUF						
R/W				R/	W			
Reset	_							

99h.7~0 **SBUF:** UART transmit and receive data. Transmit data is written to this location and receive data is read from this location, but the paths are independent.

 $F_{SYSCLK}$  denotes System clock frequency.

- Mode 0: Baud Rate=F<sub>SYSCLK</sub>/2
- Mode 1, 3: if using Timer1 auto reload mode Baud Rate= (SMOD + 1) x F<sub>SYSCLK</sub>/ (32 x 2 x (256 – TH1))
- Mode 1, 3: if using Timer2 Baud Rate=Timer2 overflow rate/16=F<sub>SYSCLK</sub>/ (32 x (65536 – RCP2H, RCP2L))
- Mode 2: Baud Rate= (SMOD + 1) x F<sub>SYSCLK</sub>/64

*Note:* also refer to Section 6 for more information about UART Interrupt enable and priority. *Note:* also refer to Section 8 for more information about how Timer2 controls UART clock.




# **10. PWMs**

The Chip has two independent PWM modules, PWM0 and PWM1. The PWM can generate a fixed frequency waveform with 1024 duty resolution on the basis of the PWM clock. The PWM clock can select FRC double frequency (FRCx2) or  $F_{SYSCLK}$  divided by 1, 2, or 4 as its clock source. A spread LSB technique allows PWM to run its frequency at the "PWM clock divided by 256" instead of at the "PWM clock divided by 1024", which means the PWM is four times faster than normal. The advantage of a higher PWM frequency is that the post RC filter can transform the PWM signal to a more stable DC voltage level.

The PWM output signal resets to a low level whenever the 8-bit base counter matches the 8-bit MSB of the PWM duty register. When the base counter rolls over, the 2-bit LSB of the PWM duty register decides whether to set the PWM output signal high immediately or set it high after one clock cycle delay. The PWM period can be set by writing the period value to the 8-bit PWM period register.

The pin mode SFR controls the PWM output waveform format. Mode1 makes the PWM open drain output and Mode2 makes the PWM CMOS push-pull output. (*see section 7*)



#### **PWM Structure**

SFR 9Ah	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
<b>PWM0PRD</b>		PWM0PRD							
R/W		R/W							
Reset	1	1	1	1	1	1	1	1	
9Ah.7~0	9Ah.7~0 <b>PWM0PRD:</b> PWM0 8-bit period register								

SFR 9Bh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
<b>PWM0DH</b>		PWM0DH							
R/W				R/	W				
Reset	1	1 0 0 0 0 0 0 0							
0.01.5.0									

9Bh.7~0 **PWM0DH:** bits 9~2 of the PWM0 10-bit duty register

DS-TM52F5264B\_64C\_68B\_68C\_E



SFR 9Ch	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
PWM1PRD		PWM1PRD								
R/W		R/W								
Reset	1	1	1	1	1	1	1	1		
9Ch.7~0	9Ch.7~0 <b>PWM1PRD:</b> PWM1 8-bit period register									

9Cn./~0 8-bit period i giste

SFR 9Dh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
PWM1DH		PWM1DH									
R/W		R/W									
Reset	1	1 0 0 0 0 0 0 0 0									
0Dh 7_0	DWM1DIL	WM1DH, hits 0, 2 of the DWM1 10 hit duty register									

9Dh.7~0 **PWM1DH:** bits 9~2 of the PWM1 10-bit duty register

SFR A1h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>PWMCON</b>	PWM	1CKS	PWM1DL		PWM0CKS		PWM0DL	
R/W	R/	W	R/W		R/	W	R/	W
Reset	1	0	0	0	1	0	0	0

A1h.7~6 **PWM1CKS:** PWM1 clock source

- 00: F<sub>SYSCLK</sub>/4
- 01:  $F_{SYSCLK}/2$
- 10: F<sub>SYSCLK</sub>
- 11: FRCx2
- **PWM1DL:** bits 1~0 of the PWM1 10-bit duty register A1h.5~4

#### A1h.3~2 PWM0CKS: PWM0 clock source

- 00:  $F_{SYSCLK}/4$
- 01:  $F_{SYSCLK}/2$
- 10: F<sub>SYSCLK</sub>
- 11: FRCx2

#### A1h.1~0 **PWM0DL:** bits 1~0 of the PWM0 10-bit duty register

SFR A6h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PINMOD	PWM1OE	_	PWM0OE	_	TCOE	T2OE	_	—
R/W	R/W	_	R/W	_	R/W	R/W	_	_
Reset	0	_	0	_	0	0	_	—

#### PWM10E: PWM1 signal output enable A6h.7

- 0: Disable PWM1 signal output to P1.3
- 1: Enable PWM1 signal output to P1.3
- **PWM0OE:** PWM0 signal output enable A6h.5
  - 0: Disable PWM0 signal output to P1.2
    - 1: Enable PWM0 signal output to P1.2


SFR F8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
AUX1	CLRWDT	CLRTM3	TKSOC	ADSOC	CLRPWM0	—	—	DPSEL
R/W	R/W	R/W	R/W	R/W	R/W	_	—	R/W
Reset	0	0	0	0	0	_		0

F8h.3 CLRPWM0: PWM0 clear enable

0: PWM0 is running

1: PWM0 is cleared and held






53



# 11. ADC


The Chip offers a 12-bit ADC consisting of a 12-channel analog input multiplexer, control register, clock generator, 12-bit successive approximation register, and output data register. To use the ADC, set the ADCKS bit first to choose a proper ADC clock frequency, which must be less than 1 MHz. Then, launch the ADC conversion by setting the ADSOC bit, and H/W will automatic clear it at the end of the conversion. After the end of the conversion, H/W will set the ADIF bit and generate an interrupt if an ADC interrupt is enabled. The ADIF bit can be cleared by writing 0 to this bit or 1 to the ADSOC bit. Because certain channels are shared with the Touch Key, the ADC channel must be configured differently from the Touch Key channel to avoid affecting the channel input sensitivity. The analog input level must remain within the range from  $V_{SS}$  to  $V_{CC}$ .






#### 11.1 ADC Channels

The 12-bit ADC has a total of 12 channels, designated AD0~AD9,  $V_{SS}$ , and VBG. The ADC channels are connected to the analog input pins via the analog switch multiplexer. The analog switch multiplexer is controlled by the ADCHS register. The Chip offers up to 10 analog input pins, designated AD0~AD9. In addition, there are two analog input pins for voltage reference connections. When ADCHS is set to 1010b, the analog input will connect to  $V_{SS}$ , and when ADCHS is set to 1011b, the analog input will connect to VBG. VBG is an internal voltage reference at 1.2V.



#### 11.2 ADC Conversion Time

The conversion time is the time required for the ADC to convert the voltage. The ADC requires two ADC clock cycles to convert each bit and several clock cycles to sample and hold the input voltage. A total of 50 ADC clock cycles are required to perform the complete conversion. When the conversion time is complete, the ADIF interrupt flag is set by H/W, and the result is loaded into the ADCDH and ADCDL registers of the 12-bit A/D result.





SFR <b>94h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
OPTION	UART1W	MODE3V	WDT	ГРSC	ADO	CKS	TM3	PSC
R/W	R/W	R/W	R/	W	R/W		R/	W
Reset	0	0	0	0	0	0	0	0

94h.3~2 **ADCKS:** ADC clock rate select

00: F<sub>SYSCLK</sub>/32

01: F<sub>SYSCLK</sub>/16

10: F<sub>SYSCLK</sub>/8

11:  $F_{SYSCLK}/4$ 

SFR <b>95h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTFLG	LVD	_	TKIF	ADIF	_	IE2	P1IF	TF3
R/W	R		R/W	R/W	_	R/W	R/W	R/W
Reset			0	0	_	0	0	0

95h.4 **ADIF:** ADC interrupt flag

Set by H/W at the end of conversion. S/W writes EFh to INTFLG or sets the ADSOC bit to clear this flag.

SFR AAh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ADTKDT	ADCDL				TKEOC	TKOVF	TK	DH
R/W	R			R	R	I	2	
Reset	_	-	-	—	—	—	_	—

AAh.7~4 ADCDL: ADC data bit 3~0

SFR ABh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
ADCDH		ADCDH							
R/W		R							
Reset	-								

ABh.7~0 ADCDH: ADC data bit 11~4

SFR AEh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
CHSEL		AD	CHS		TKCHS				
R/W	R/W					R/	W		
Reset	1 1 1 1				1	1	1	1	
				•			•		

AEh.7~4 ADCHS: ADC channel select

0000: ADC0 (P3.3)
0001: ADC1 (P3.2)
0010: ADC2 (P3.1)
0011: ADC3 (P3.0)
0100: ADC4 (P1.0)
0101: ADC5 (P1.1)
0110: ADC6 (P1.2)
0111: ADC7 (P1.3)
1000: ADC8 (P1.4)
1001: ADC9 (P1.5)
1010: V <sub>ss</sub>
1011: VBG (internal Bandgap reference voltage)
11xx: Undefined

*Note:* FW must turn off Bandgap to obtain Tiny Current (ADCHS  $\neq$  0b1011)



SFR F8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
AUX1	CLRWDT	CLRTM3	TKSOC	ADSOC	<b>CLRPWM0</b>	_	—	DPSEL
R/W	R/W	R/W	R/W	R/W	R/W	—	_	R/W
Reset	0	0	0	0	0		_	0

F8h.4 **ADSOC:** Start ADC conversion

Set the ADSOC bit to start ADC conversion, and the ADSOC bit will be cleared by H/W at the end of conversion. S/W can also write 0 to clear this flag.


*Note:* also refer to Section 6 for more information about ADC Interrupt enable and priority. *Note:* also refer to Section 7 for more information about ADC pin input setting.





# 12. Touch Key (F5268 Only)

The Touch Key offers an easy, simple and reliable method to implement finger touch detection. During the key scan operation, it only requires an external capacitor component on CLD pin. The device support 14 channels touch key detection with S/W manual mode and H/W Auto Mode (ATK). Only one mode can be active at a time.



To use the Touch Key, user must setup the pin mode correctly as below table. Setting Mode0 for an Idling Touch Key pin can pull up the pin and reduce the Key's mutual interference. While a TK pin is under scanning, user must set the pin to Mode3 to disable the pull up resistor.

P1MODx/P3MODx setting for Touch Key	TK0~TK3	TK4~TK8	TK9~TK13	CLD
Pin is not Touch Key	Mode0/1/2/3	Mode0/1/2/3	Mode0/1/2	Mode0/1/2/3
Pin is Touch Key, Idling	Mode0	Mode0	Mode0	Mode3
Pin is Touch Key, S/W Scanning	Mode3	Mode3	Mode3	Mode3
Pin is Touch Key, H/W Auto Scan (ATK)	Mode0	_	_	Mode3

#### S/W Manual Mode Touch Key Detection

All Touch Key (TK0~TK13) can be used for S/W manual mode. To start the S/W mode, user assigns TKAUTO=0 and TKPD=0, then set the TKSOC bit to start touch key conversion, the TKSOC bit can be automatically cleared while end of conversion. However, if the SYSCLK is too slow, H/W might fail to clear TKSOC due to clock sampling rate. TKEOC=0 means conversion is in process. TKEOC=1means the conversion is finish, and the touch key counting result is stored into the 10 bits TK Data Counter TKDH and TKDL. After TKEOC=1, user must wait at least 50 µs for next conversion. If TKOVF=1, means the conversion transaction exceeds period time. Reduce/Increase TKTMR can reduce/increase TK Data Count to adapt the system board circumstances.

The Touch Key unit has an internal built-in reference capacitor to simulate the KEY behavior. Set TKCHS=15 and start the S/W scan mode can get the TK Data Count of this capacitor. Since the internal capacitor would not be affected by water or mobile phone, it is useful for comparing the environment background noise.

Note: CLD discharge time is in proportion to CLD capacitance, refer to AP-TM52\_57XX\_Touch\_02S



#### H/W Auto Touch Key Detection (ATK)

Only TK0~TK3 are eligible for H/W auto mode. This function can work in Fast/Slow/Idle mode and save the S/W effort as well as minimize the chip current consumption. To use this function, user need to set TKAUTO=1 and TKPD=1 to enable H/W fully control the TK unit. H/W then automatically detects the TK0~TK3's TK Data Count at every 2048 or 4096 Slow clock cycles. If a Key's TK Data Count is less than the pre-set compare threshold (ATKC0~3), H/W generates interrupt and wake up CPU. User can switch the TK module back to S/W Manual Mode after the TK interrupt and identify/confirm the Key touch event.

SFR <b>95h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTFLG	LVD	—	TKIF	ADIF	_	IE2	P1IF	TF3
R/W	R	—	R/W	R/W	_	R/W	R/W	R/W
Reset		_	0	0		0	0	0

95h.5 **TKIF:** Touch Key interrupt flag

In the S/W Manual mode: Set by H/W at the end of conversion. S/W writes DFh to INTFLG or sets the TKSOC bit to clear this flag.

In the ATK mode: Set by H/W when a TK channel's touch event is detected. It is cleared automatically when the program performs the interrupt service routine. S/W can write DFh to INTFLG to clear this bit.

*Note:* In ATK mode, this flag may be cleared improperly by ADC module. User should not start the ADC conversion in ATK mode.

SFR AAh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ADTKDT		ADO	CDL		TKEOC	TKOVF	TK	DH
R/W		I	R		R	R	H	λ
Reset		—	—	—	—	—	-	—

AAh.3 **TKEOC:** Touch Key end of conversion flag, TKEOC may have 3uS delay after TKSOC=1, so F/W must wait enough time before polling this Flag.

- 0: Indicates conversion is in progress
- 1: Indicates conversion is finished
- AAh.2 **TKOVF:** Touch Key counter overflow
  - 0: Indicates that the counter has not overflow 1: Indicates that the counter has overflow
- AAh.1~0 **TKDH:** Touch Key counter data bit 9~8

SFR ACh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
TKDL	TKDL										
R/W		R									
Reset	—	_	_					_			

ACh.7~0 **TKDL:** Touch Key counter data bit 7~0

SFR ADh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TKCON	TKPD	_	_	_	_	TKTMR		
R/W	R/W					R/W		
Reset	1					1 0 0		

ADh.7 **TKPD:** Touch Key power down

0: Touch Key running

1: Touch Key power down

ADh.2~0 **TKTMR:** Touch Key conversion time select

TKTMR adjusts the value of Touch Key reference voltage. A larger value of TKTMR requires a longer charging time, which can affect the sensitivity of touch sensing.

000: Conversion time shortest

111: Conversion time longest



SFR AEh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CHSEL		AD	CHS			ТКС	CHS	
R/W		R/	W		R/W			
Reset	1	1	1	1	1	1	1	1
AEh.3~0	TKCHS: To	ouch Key cha	nnel select					
	0000: TK0	(P1.0)						
	0001: TK1	(P1.1)						
	0010: TK2	· /						
	0011: TK3	` '						
	0100: TK4	` '						
	0101: TK5	· /						
	0110: TK6	· /						
	0111: TK7	` '						
	1000: TK8	· /						
	1001: TK9	· /						
	1010: TK10	· · ·						
	1011: TK1	. ,						
	1100: TK12	. ,						
	1101: TK13	· /						
	1110: Unde							
	1111: Intern	nal reference	capacitor					

	SFR AFh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
ſ	TKCON2		ATI	KDT		TKAUTO	ATKRATE	ATKI	NUM				
	R/W		]	R		R/W	R/W	R/	W				
	Reset	—	—	-	-	0	0	1	1				
	AFh.7~4	ATKDT: To	KDT: Touch Key Auto Scan Result (for H/W ATK Mode)										
		xxx1: TK0	x1: TK0 has a Touch event										
		xx1x: TK1	has a Touch	event									
		x1xx: TK2	xx: TK2 has a Touch event										
		1xxx: TK3	xxx: TK3 has a Touch event										
	AFh.3	TKAUTO:	Fouch Key A	uto Scan Mo	de Enable								
		0: S/W Mo	de										
		1: H/W AT	K Mode										
	AFh.2	ATKRATE	: Touch Key	Scan Rate (fo	or H/W ATK	Mode)							
		0: ATK sca	in rate at even	y 4096 Slow	clock cycles	•							
		1: ATK sca	in rate at even	y 2048 Slow	clock cycles								
	AFh.1~0	ATKNUM:	Touch Key A	Auto Scan Ch	annel Numbe	er (for H/W A	ATK Mode)						
		00: ATK or	nly detect TK	0									
		01: ATK de	ATK detect TK0 and TK1										
		10: ATK de	0: ATK detect TK0~TK2										
		11: ATK de	11: ATK detect TK0~TK3										

SFR C2h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
ATKC10H	—		ATKC1H		—	ATKC0H					
R/W	—		R/W			R/W					
Reset	—	0	0	0	—	0 0 0					
C2h.6~4	ATKC1H: I	C1H: Data Threshold bit 10~8 Compared with TK1 scan (for H/W ATK Mode)									

C2h.2~0 ATKC0H: Data Threshold bit 10~8 Compared with TK0 scan (for H/W ATK Mode)

SFR C3h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ATKC32H	_	ATKC3H			_		ATKC2H	
R/W	_		R/W		—		R/W	
Reset	_	0 0 0			—	0 0 0		

C3h.6~4 ATKC3H: Data Threshold bit 10~8 Compared with TK3 scan (for H/W ATK Mode) C3h.2~0 ATKC2H: Data Threshold bit 10~8 Compared with TK2 scan (for H/W ATK Mode)



SFR C4h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
ATKC0L		ATKC0L									
R/W	R/W										
Reset	0	0 1 0 0 0 0 0 0									
C4h.7~0	<b>ATKC0L:</b> Data Threshold bit 7~0 Compared with TK0 scan (for H/W ATK Mode)										

SFR C5h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
ATKC1L		ATKC1L									
R/W		R/W									
Reset	0	1	0	0	0	0	0	0			

C5h.7~0 ATKC1L: Data Threshold bit 7~0 Compared with TK1 scan (for H/W ATK Mode)

SFR C6h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
ATKC2L		ATKC2L									
R/W		R/W									
Reset	0	0 1 0 0 0 0 0 0									
	$\mathbf{T} \mathbf{T} \mathbf{C} \mathbf{O} \mathbf{I} = \mathbf{D} \mathbf{A} \cdot \mathbf{T} \mathbf{I} \mathbf{A} \mathbf{I} \mathbf{I} \mathbf{I} \mathbf{I} \mathbf{I} \mathbf{I} \mathbf{I} I$										

C6h.7~0 ATKC2L: Data Threshold bit 7~0 Compared with TK2 scan (for H/W ATK Mode)

SFR C7h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
ATKC3L		ATKC3L									
R/W		R/W									
Reset	0	0 1 0 0 0 0 0 0									
071.7.0	ATKC31 · Data Throshold bit 7. 0 Compared with TK3 scen (for H/W ATK Mode)										

C7h.7~0 ATKC3L: Data Threshold bit 7~0 Compared with TK3 scan (for H/W ATK Mode)

SFR F8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
AUX1	CLRWDT	CLRTM3	TKSOC	ADSOC	CLRPWM0	_	—	DPSEL
R/W	R/W	R/W	R/W	R/W	R/W	_	—	R/W
Reset	0	0	0	0	0		_	0

F8h.5 **TKSOC:** Start Touch Key conversion

Set the TKSOC bit to start Touch Key conversion, and the TKSOC bit will be cleared by H/W at the end of conversion. S/W can also write 0 to clear this flag.

*Note:* also refer to Section 6 for more information about Touch Key Interrupt enable and priority. *Note:* also refer to Section 7 for more information about Touch Key pin input setting.




# **13. Serial Peripheral Interface (SPI)**

The Serial Peripheral Interface (SPI) module is capable of full-duplex, synchronous, serial communication between the MCU and peripheral devices. The peripheral devices can be other MCUs, A/D converter, sensors, or flash memory, etc. The SPI runs at a clock rate up to the system clock divided by two. Firmware can read the status flags, or the operation can be interrupt driven. Following figure shows the SPI system block diagram.

The features of the SPI module include:

- Master or Slave mode operation
- 3-wire or 4-wire mode operation
- Full-duplex operation
- Programmable transmit bit rate
- Single buffer receive
- Serial clock phase and polarity options
- MSB-first or LSB-first shifting selectable



SPI Function Pin	P1/P3 Mode	P1.n/P3.n SFR data
Master Mode, MISO	Mode1	1
Master Mode, SCK, MOSI	Mode2	Х
Slave Mode, MISO	Mode2	Х
Slave Mode, SCK, MOSI	Mode1	1
SS	Mode1	1

Pin Mode Setting for SPI



The four signals used by SPI are described below. The MOSI (P3.5) signal is an output from a Master Device and an input to Slave Devices. The MISO (P1.7) signal is an output from a Slave Device and an input to a Master Device. Data is transferred most-significant bit (MSB) or least-significant bit (LSB) first by setting the LSBF bit. The SCK (P3.6) signal is an output from a Master Device and an input to Slave Devices. It is used to synchronize the data on the MOSI and MISO lines of Master and Slave. SPI generates the signal with eight programmable clock rates in Master mode. The SS (P3.4) signal is a low active slave select pin. In 4-wire Slave mode, the signal is ignored when the Slave is not selected (SS=1). The SS is ignored when the SSDIS in SPCON is set in both Master and Slave modes. In Slave mode and the SSDIS is clear, the SPI active when SS stay low. For multiple-slave mode, only one slave device is selected at a time to avoid bus collision on the MISO line. In Master mode and the SSDIS is cleared, the MODF in SPSTA is set when this signal is low. For multiple-master mode, enable SS line to avoid multiple driving on MOSI and SCK lines from multiple masters.

#### Master Mode

The SPI operates in Master mode by setting the MSTR bit in the SPCON. To start transmit, writing a data to the SPDAT. If the SPBSY bit is cleared, the data will be transferred to the shift register and starts shift out on the MOSI line. The data of the slave shift in from the MISO line at the same time. When the SPIF bit in the SPSTA becomes set at the end of the transfer, the receive data is written to receiver buffer and the RCVBF bit in the SPSTA is set. To prevent an overrun condition, software must read the SPDAT before next byte enters the shift register. The SPBSY bit will be set when writing a data to SPDAT to start transmit, and be cleared at the end of the eighth SCK period in Master mode.


#### **Slave Mode**

The SPI operates in Slave mode by clearing the MSTR bit in the SPCON. If the SSDIS is cleared, the transmission will start when the SS become low and remain low until the end of a data transfer. If the SSDIS is set, the transmission will start when the SPEN bit in the SPCON is set, and don't care the SS. The data from a master will shift into the shift register through the MOSI line, and shift out from the shift register on the MISO line. When a byte enters the shift register, the data will be transferred to receiver buffer if the RCVBF is cleared. If the RCVBF is set, the newer receive data will not be transferred to receiver buffer and the RCVOVF bit is set. After a byte enters the shift register, the SPIF and RCVBF bits are set. To prevent an overrun condition, software must read the SPDAT or write 0 to RCVBF before next byte enters the shift register. The maximum SCK frequency allowed in Slave mode is  $F_{SYSCLK}/4$ . In Slave mode, the SPBSY bit refers to the SS pin when the SSDIS bit is cleared, and refer to the SPEN bit when SSDIS bit is set.

#### Serial Clock


The SPI has four clock types by setting the CPOL and CPHA bits in the SPCON register. The CPOL bit defines the level of the SCK in SPI idle state. The level of the SCK in idle state is low when the CPOL bit is cleared, and is high when the CPOL bit is set. The CPHA bit defines the edges used to sample and shift data. The SPI sample data on the first edge of SCK period and shift data on the second edge of SCK period when the CPHA bit is cleared. The SPI sample data on the second edge of SCK period and shift data on first edge of SCK period when the CPHA bit is cleared. The SPI sample data on the second edge of SCK period and shift data on first edge of SCK period when the CPHA bit is set. The figures below show the detail timing in Master and Slave modes. Both Master and Slave devices must be configured to use the same clock type before the SPEN bit is set. The SPCR controls the Master mode serial clock frequency. This register is ignored when operating in Slave mode. The SPI clock can select System clock divided by 2, 4, 8, or 16 in Master mode.





Slave Mode Timing (CPHA=0)





In both Master and Slave modes, the SPIF bit is set by H/W at the end of a data transfer and generates an interrupt if SPI interrupt is enabled. The SPIF bit is cleared automatically when the program performs the interrupt service routines. S/W can also write 0 to clear this flag. If write data to SPDAT when the SPBSY is set, the WCOL bit will be set by H/W and generates an interrupt if SPI interrupt is enabled. When this occurs, the data write to SPDAT will be ignored, and shift register will not be written. Write 0 to this bit or when SPBSY is cleared and rewrite data to SPDAT will clear this flag. The MODF bit is set when SSDIS is cleared and SS pin is pulled low in Master mode. If SPI interrupt is enabled, an interrupt will be generated. When this bit is set, the SPEN and MSTR in SPCON will be cleared by H/W. Write 0 to this bit will clear this flag.

SFR BCh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
SPCON	SPEN MSTR CPOL CPHA SSDIS LSBF SPCR											
R/W	R/W	R/W R/W R/W R/W R/W R/W										
Reset	0	0 0 0 0 0 0 0 0										
BCh.7	SPEN: SPI e	enable										
	0: SPI disat	ble										
	1: SPI enab	1: SPI enable										
BCh.6	MSTR: Mas	ster mode ena	ble									
	0: Slave mo	ode										
	1: Master n	node										
BCh.5	CPOL: SPI	clock polarit	у									
	0: SCK is lo	ow in idle sta	te									
	1: SCK is h	1: SCK is high in idle state										
BCh.4	CPHA: SPI clock phase											
	0: Data sample on first edge of SCK period											
	1: Data san	nple on secon	d edge of SC	CK period								



BCh.3	<b>SSDIS:</b> SS pin disable
	0: Enable SS pin
	1: Disable SS pin
BCh.2	LSBF: LSB first
	0: MSB first
	1: LSB first
BCh.1~0	SPCR: SPI clock rate
	00: $F_{SYSCLK}/2$
	01: F <sub>SYSCLK</sub> /4
	10: F <sub>SYSCLK</sub> /8
	11: F <sub>SYSCLK</sub> /16

SFR BDh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
SPSTA	SPIF	WCOL	MODF	RCVOVF	RCVBF	SPBSY	_	_				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	—					
Reset	0	0	0	0	0	0	_					
BDh.7	SPIF: SPI interrupt flag											
	This is set by H/W at the end of a data transfer. Cleared by H/W when an interrupt is vectored into											
	Writing 0 to	o this bit will	clear this fla	ıg.								
BDh.6	WCOL: Wr	ite collision i	nterrupt flag									
	Set by H/W	<i>if</i> write data	to SPDAT v	when SPBSY	is set. Write	e 0 to this bit	or rewrite da	ta to SPDAT				
	when SPBS	SY is cleared	will clear thi	s flag.								
BDh.5	MODF: Mo	de fault inter	rupt flag									
	•			and SS pin is	-							
		0		e SPEN and	MSTR in SP	CON will be	cleared by H	[/W.				
BDh.4	<b>RCVOVF:</b> I			0								
	•			ansfer and R	CVBF is se	t. Write 0 to	o this bit or	read SPDAT				
	0	l clear this fl	0									
BDh.3	<b>RCVBF:</b> Re		U									
	•	V at the end	of a data trai	nsfer. Write (	to this bit of	or read SPD	AT register v	vill clear this				
	flag.											
BDh.2	SPBSY: SPI busy flag											
	Set by H/W when a SPI transfer is in progress.											

SFR BEh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
SPDAT		SPDAT									
R/W		R/W									
Reset	0	0	0	0	0	0	0	0			

BEh.7~0 SPDAT: SPI transmit and receive data


The SPDAT register is used to transmit and receive data. Writing data to SPDAT place the data into shift register and start a transfer when in master mode. Reading SPDAT returns the contents of the receive buffer.



## 14. In Circuit Emulation (ICE) Mode

This device can support the In Circuit Emulation Mode. To use the ICE Mode, user just needs to connect P3.0 and P3.1 pin to the tenx proprietary EV Module. The benefit is that user can emulate the whole system without changing the on board target device. But there are some limits for the ICE mode as below.

- 1. The device must be un-protect.
- 2. The device's P3.0 and P3.1 pins must work in input Mode (P3MOD0=0/1 and P3MOD1=0/1).
- 3. During Program Code download, P3.3 sent acknowledge signal to T-Link unit. After download stage, P3.3 can be emulated as any other pins.
- 4. The Program Memory's addressing space 0D00h~0FFFh and 0033h~003Ah are occupied by tenx EV Module. So user Program cannot access these spaces.
- 5. The P3.0 and P3.1 pin's function cannot be emulated.





# SFR & CFGW MAP

-												
Adr	Rst	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
80h	1111-1111	PO	P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0		
81h	0000-0111	SP				S	Р	•				
82h	0000-0000	DPL				DI	PL					
83h	0000-0000	DPH				DI	PH					
87h	0xxx-0000	PCON	SMOD	-	_	-	GF1	GF0	PD	IDL		
88h	0000-0000	TCON	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0		
89h	0000-0000	TMOD	GATE1	CT1N	TM	OD1	GATE0	CT0N TMOD0				
8Ah	0000-0000	TL0				TI	LO					
8Bh	0000-0000	TL1				TI	L1					
8Ch	0000-0000	TH0				TI	HO					
8Dh	0000-0000	TH1				TI	H1					
90h	1111-1111	P1	P1.7	P1.6	P1.5	P1.4	P1.3	P1.2	P1.1	P1.0		
91h	xxxx-0000	POOE	_	-	-	-		PO	OE			
93h	xxxx-0101	P2MOD	_		_	_	P2M	OD1	P2M	OD0		
94h	0000-0000	OPTION	UART1W	MODE3V	WDT		AD	CKS	TM3			
95h	xx00-x000	INTFLG	LVDO	-	TKIF	ADIF	-	IE2	P1IF	TF3		
	0000-0000	P1WKUP				P1W						
97h	xxxx-xxx0	SWCMD				IAPALL	/ SWRST					
98h	0000-0000	SCON	SM0	SM1	SM2	REN	TB8	RB8	TI	RI		
99h	xxxx-xxxx	SBUF		SBUF								
		PWM0PRD		PWM0PRD								
		PWM0DH					10DH					
-		PWM1PRD				PWM						
		PWM1DH	54.5	<b>DA</b> (	50.5		11DH		59.4	50.0		
A0h	1111-1111	P2	P2.7	P2.6	P2.5	P2.4	P2.3	P2.2	P2.1	P2.0		
-		PWMCON	PWM			11DL	PWM		PWM0DL P1MOD0			
		P1MODL	P1M			OD2	P1M					
	0000-0000		P1M P3M		P1M		P1M P2M		P1MOD4			
	0101-0101 0x00-0000	P3MODL P3MODH	TOOE	-		OD2 OD6	P3M P3M		P3MOD0 P3MOD4			
	0x00-0000	PINMOD	PWM10E		PWM0OE	-	P3MOD5 TCOE T2OE		-	-		
	0x00-0000	IE	EA	_	ET2	ES	ET1	EX1	ET0	EX0		
	0000-0000		L/ 1	IAPWE	212	SPIE	ADTKIE	EX1 EX2	P1IE	TM3IE		
	xxxx-xxxx	ADTKDT			CDL		TKEOC	TKOVF		DH		
	xxxx-xxxx	ADCDH			-	ADO	CDH					
	xxxx-xxxx	TKDL				TK	DL					
	1xxx-x100	TKCON	TKPD	_	_	_	_		TKTMR			
	1111-1111	CHSEL	ADCHS TKCHS									
AFh	xxxx-0011	TKCON2	ATKDT TKAUTO ATKRATE ATKNUM									
B0h	1111-1111	P3	P3.7	P3.6	P3.5	P3.4	P3.3	P3.2	P3.1	P3.0		
B8h	xx00-0000	IP	_	_	PT2	PS	PT1	PX1	PT0	PX0		
B9h	xx00-0000	IPH	_	-	PT2H	PSH	PT1H	PX1H	PT0H	PX0H		
BAh	xxx0-0000	IP1	_	_	-	PSPI	PADTKI	PX2	PP1	PT3		
BBh	xxx0-0000	IP1H	_	-	-	PSPIH	PADTKIH	PX2H	PP1H	РТЗН		
BCh	0000-0000	SPCON	SPEN	MSTR	CPOL	CPHA	SSDIS	LSBF	SP	CR		
BDh	0000-0xxx	SPSTA	SPIF	WCOL	MODF	RCVOVF	RCVBF	SPBSY	_	_		
-												



Adr	Rst	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
BEh	0000-0000	SPDAT		SPDAT							
C2h	x000-x000	ATKC10H	-		ATKC1H		-	ATKC0H			
C3h	x000-x000	ATKC32H	-		АТКС3Н		-		ATKC2H		
C4h	0100-0000	ATKC0L				ATK	COL				
C5h	0100-0000	ATKC1L				ATK	C1L				
C6h	0100-0000	ATKC2L				ATK	C2L				
C7h	0100-0000	ATKC3L				ATK	C3L				
C8h	0000-0000	T2CON	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	CT2N	CPRL2N	
CAh	0000-0000	RCP2L				RC	P2L				
CBh	0000-0000	RCP2H				RC	P2H				
CCh	0000-0000	TL2				T	L2				
CDh	0000-0000	TH2				TI	H2				
D0h	0000-0000	PSW	CY	AC	F0	RS1	RS0	OV	F1	Р	
D8h	00x0-0011	CLKCON	SCKTYPE	FCKTYPE	-	STPPCK	STPFCK	SELFCK	CLK	PSC	
E0h	0000-0000	ACC	ACC.7	ACC.6	ACC.5	ACC.4	ACC.3	ACC.2	ACC.1	ACC.0	
F0h	0000-0000	В	B.7	B.6	B.5	B.4	B.3	B.2	B.1	B.0	
F7h	xxxx-xxxx	CFGWL	WE	DTE	TE – FRCF						
F8h	0000-0xx0	AUX1	CLRWDT	CLRTM3	TKSOC	ADSOC	CLRPWM0	_	-	DPSEL	

Flash Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
1FFEh	CFGWL	-	-	-	FRCF					
1FFFh	CFGWH	PROT	XRSTE	LV	RE	VCCFLT	PWRSAV	MVCLOCK	-	



# cSFR & CFGW DESCRIPTION

SFR Adr	SFR Name	Bit #	Bit Name	R/W	Rst	Description
80h	PO	7~0	PO	R/W	FFh	Port0 data, also controls the P0.n pin's pull-up function. If the P0.n SFR data is "1" and the corresponding P0OE.n=0 (input mode), the pull-up is enabled.
81h	SP	7~0	SP	R/W	07h	Stack Point
82h	DPL	7~0	DPL	R/W	00h	Data Point low byte
83h	DPH	7~0	DPH	R/W	00h	Data Point high byte
		7	SMOD	R/W	0	UART double baud rate control bit 0: Disable UART double baud rate 1: Enable UART double baud rate
87h	PCON	3	GF1	R/W	0	General purpose flag bit
		2	GF0	R/W	0	General purpose flag bit
		1	PD	R/W	0	Stop bit. If 1 Stop mode is entered.
		0	IDL	R/W	0	Idle bit. If 1, Idle mode is entered.
		7	TF1	R/W	0	Timer1 overflow flag Set by H/W when Timer/Counter 1 overflows. Cleared by H/W when CPU vectors into the interrupt service routine.
		6	TR1	R/W	0	Timer1 run control 0: Timer1 stops 1: Timer1 runs
	-	5	TF0	R/W	0	Timer0 overflow flag Set by H/W when Timer/Counter 0 overflows. Cleared by H/W when CPU vectors into the interrupt service routine.
		4	TR0	R/W	0	Timer0 run control 0: Timer0 stops 1: Timer0 runs
88h	TCON	3	IE1	R/W	0	External Interrupt 1 (INT1 pin) edge flag Set by H/W when an INT1 pin falling edge is detected, no matter the EX1 is 0 or 1. It is cleared automatically when the program performs the interrupt service routine.
		2	IT1	R/W	0	External Interrupt 1 control bit 0: Low level active (level triggered) for INT1 pin 1: Falling edge active (edge triggered) for INT1 pin
		1	IE0	R/W	0	External Interrupt 0 (INT0 pin) edge flag Set by H/W when an INT0 pin falling edge is detected, no matter the EX0 is 0 or 1. It is cleared automatically when the program performs the interrupt service routine.
		0	IT0	R/W	0	External Interrupt 0 control bit 0: Low level active (level triggered) for INT0 pin 1: Falling edge active (edge triggered) for INT0 pin
		7	GATE1	R/W	0	<ul><li>Timer1 gating control bit</li><li>0: Timer1 enable when TR1 bit is set</li><li>1: Timer1 enable only while the INT1 pin is high and TR1 bit is set</li></ul>
89h	TMOD	6	CT1N	R/W	0	<ul> <li>Timer1 Counter/Timer select bit</li> <li>0: Timer mode, Timer1 data increases at 2 System clock cycle rate</li> <li>1: Counter mode, Timer1 data increases at T1 pin's negative edge</li> </ul>




SFR Adr	SFR Name	Bit #	Bit Name	R/W	Rst	Description
		5~4	TMOD1	R/W	00	<ul> <li>Timer1 mode select</li> <li>00: 8-bit timer/counter (TH1) and 5-bit prescaler (TL1)</li> <li>01: 16-bit timer/counter</li> <li>10: 8-bit auto-reload timer/counter (TL1). Reloaded from TH1 at overflow.</li> <li>11: Timer1 stops</li> </ul>
		3	GATE0	R/W	0	Timer0 gating control bit 0: Timer0 enable when TR0 bit is set 1: Timer0 enable only while the INT0 pin is high and TR0 bit is set
89h	TMOD	2	CT0N	R/W	0	<ul> <li>Timer0 Counter/Timer select bit</li> <li>0: Timer mode, Timer0 data increases at 2 System clock cycle rate</li> <li>1: Counter mode, Timer0 data increases at T0 pin's negative edge</li> </ul>
		1~0	TMOD0	R/W	00	<ul> <li>Timer0 mode select</li> <li>00: 8-bit timer/counter (TH0) and 5-bit prescaler (TL0)</li> <li>01: 16-bit timer/counter</li> <li>10: 8-bit auto-reload timer/counter (TL0). Reloaded from TH0 at overflow.</li> <li>11: TL0 is an 8-bit timer/counter. TH0 is an 8-bit timer/counter using Timer1's TR1 and TF1 bits.</li> </ul>
8Ah	TL0	7~0	TL0	R/W	00h	Timer0 data low byte
8Bh	TL1	7~0	TL1	R/W	00h	Timer1 data low byte
8Ch	TH0	7~0	TH0	R/W	00h	Timer0 data high byte
8Dh	TH1	7~0	TH1	R/W	00h	Timer1 data high byte
90h	P1	7~0	P1	R/W	FFh	Port1 data
91h	POOE	3~0	POOE	R/W	Oh	<ul><li>P0.3~P0.0 CMOS Push-Pull output enable control</li><li>0: Disable</li><li>1: Enable</li></ul>
93h	P2MOD	3~2	P2MOD1	R/W	01	P2.1 pin control
9511	F2MOD	1~0	P2MOD0	R/W	01	P2.0 pin control
		7	UART1W	R/W	0	One wire UART mode enable, both TXD/RXD use P3.1 pin 0: Disable one wire UART mode 1: Enable one wire UART mode
		6	MODE3V	R/W	0	3V mode selection control bit If this bit is set, the chip can be only operated in the condition of V <sub>CC</sub> <3.6V, and LDO is turned off to save current
94h	OPTION	5~4	WDTPSC	R/W	00	Watchdog Timer pre-scalar time select 00: 360ms WDT overflow rate 01: 180ms WDT overflow rate 10: 90ms WDT overflow rate 11: 45ms WDT overflow rate
		3~2	ADCKS	R/W	00	ADC clock rate select 00: F <sub>SYSCLK</sub> /32 01: F <sub>SYSCLK</sub> /16 10: F <sub>SYSCLK</sub> /8 11: F <sub>SYSCLK</sub> /4



SFR Adr	SFR Name	Bit #	Bit Name	R/W	Rst	Description
94h	OPTION	1~0	TM3PSC	R/W	00	Timer3 interrupt rate control select 00: Interrupt rate is 32768 Slow clock cycle 01: Interrupt rate is 16384 Slow clock cycle 10: Interrupt rate is 8192 Slow clock cycle 11: Interrupt rate is 128 Slow clock cycle
		7	LVDO	R		Low Voltage Detect flag Set by H/W when a low voltage occurs. The flag is valid when LVR is 2.0V. This flag is disabled in Stop mode or if MODE3V=1 and PWRSAV=1.
		5	TKIF	R/W	0	<ul> <li>Touch Key interrupt flag</li> <li>In the S/W Manual mode: Set by H/W at the end of conversion. S/W writes DFh to INTFLG or sets the TKSOC bit to clear this flag.</li> <li>In the ATK mode: Set by H/W when a TK channel's touch event is detected. It is cleared automatically when the program performs the interrupt service routine. S/W can write DFh to INTFLG to clear this bit. <i>Note:</i> In ATK mode, this flag may be cleared improperly by ADC module. User should not start the ADC conversion in ATK mode.</li> </ul>
95h	INTFLG	4	ADIF	R/W	0	ADC interrupt flag Set by H/W at the end of conversion. S/W writes EFh to INTFLG or sets the ADSOC bit to clear this flag.
	95h INTELG	2	IE2	R/W	0	External Interrupt 2 (INT2 pin) edge flag Set by H/W when a falling edge is detected on the INT2 pin state, no matter the EX2 is 0 or 1. It is cleared automatically when the program performs the interrupt service routine. S/W can write FBh to INTFLG to clear this bit.
		1	P1IF	R/W	0	Port1 pin change interrupt flag Set by H/W when a P1 pin state change is detected, and its interrupt enable bit is set (P1WKUP). P1IE does not affect this flag's setting. It is cleared automatically when the program performs the interrupt service routine. S/W can write FDh to INTFLG to clear this bit.
		0	TF3	R/W	0	Timer 3 interrupt flag Set by H/W when Timer3 reaches TM3PSC setting cycles. It is cleared automatically when the program performs the interrupt service routine. S/W can write Feh to INTFLG to clear this bit.
96h	P1WKUP	7~0	P1WKUP	R/W	00h	<ul><li>P1.7~P1.0 pin individual Wake up/Interrupt enable control</li><li>0: Disable</li><li>1: Enable</li></ul>
		7~0	SWRST	W		Write 56h to generate S/W Reset
97h	SWCMD	7~0	IAPALL	W		Write 65h to set IAPALL control flag; Write other value to clear IAPALL flag. It is recommended to clear it immediately after IAP access.
		0	IAPALL	R	0	Flag indicates Flash memory sectors can be accessed by IAP or not. This bit combines with MVCLOCK to define the accessible IAP area.



SFR Adr	SFR Name	Bit #	Bit Name	R/W	Rst	Description	
		7	SM0	R/W	0	Serial port mode select bit 0,1 00: Mode0: 8 bit shift register, Baud Rate=F <sub>SYSCLK</sub> /2	
		6	SM1	R/W	0	01: Mode1: 8 bit UART, Baud Rate is variable 10: Mode2: 9 bit UART, Baud Rate=F <sub>SYSCLK</sub> /32 or /64 11: Mode3: 9 bit UART, Baud Rate is variable	
		5	SM2	R/W	0	Serial port mode select bit 2 SM2 enables multiprocessor communication over a single serial line and modifies the above as follows. In Modes 2 & 3, if SM2 is set then the received interrupt will not be generated if the received ninth data bit is 0. In Mode 1, the received interrupt will not be generated unless a valid stop bit is received. In Mode 0, SM2 should be 0.	
98h	SCON	4	REN	R/W	0	UART reception enable 0: Disable reception 1: Enable reception	
		3	TB8	R/W	0	Transmit Bit 8, the ninth bit to be transmitted in Mode 2 and 3	
		2	RB8	R/W	0	Receive Bit 8, contains the ninth bit that was received in Mode 2 and 3 or the stop bit in Mode 1 if SM2=0	
	1		TI	R/W	0	Transmit interrupt flag Set by H/W at the end of the eighth bit in Mode 0, or at the beginning of the stop bit in other modes. Must be cleared by S/W.	
		0	RI	R/W	0	Receive interrupt flag Set by H/W at the end of the eighth bit in Mode 0, or at the sampling point of the stop bit in other modes. Must be cleared by S/W.	
99h	SBUF	7~0	SBUF	R/W		UART transmit and receive data. Transmit data is written to this location and receive data is read from this location, but the paths are independent.	
9Ah	<b>PWM0PRD</b>	7~0	<b>PWM0PRD</b>	R/W	FFh	PWM0 8-bit period register	
9Bh	PWM0DH	7~0	PWM0DH	R/W	80h	bits 9~2 of the PWM0 10-bit duty register	
9Ch	PWM1PRD	7~0	PWM1PRD	R/W	FFh	PWM1 8-bit period register	
9Dh	PWM1DH	7~0	PWM1DH	R/W	80h	bits 9~2 of the PWM1 10-bit duty register	
A0h	P2	7~0	P2	R/W	FFh	Port2 data, also controls the P2.n pin's pull-up function. If the P2.n SFR data is "1" and the corresponding P2OE.n=0 (input mode), the pull-up is enabled.	
		7~6	PWM1CKS	R/W	10	PWM1 clock source 00: F <sub>SYSCLK</sub> /4 01: F <sub>SYSCLK</sub> /2 10: F <sub>SYSCLK</sub> 11: FRCx2	
A1h	PWMCON	5~4	PWM1DL	R/W	00	bits 1~0 of the PWM1 10-bit duty register	
AIn	AIN PWMCON		PWM0CKS	R/W	10	PWM0 clock source 00: F <sub>SYSCLK</sub> /4 01: F <sub>SYSCLK</sub> /2 10: F <sub>SYSCLK</sub> 11: FRCx2	
	1~0 P		PWM0DL	R/W	00	bits 1~0 of the PWM0 10-bit duty register	
		7~6	P1MOD3	R/W	00	P1.3 pin control	
A2h	P1MODL	5~4	P1MOD2	R/W	00	P1.2 pin control	
11211	TIMODE	3~2	P1MOD1	R/W	00	P1.1 pin control	
		1~0	P1MOD0	R/W	00	P1.0 pin control	





SFR Adr	SFR Name	Bit #	Bit Name	R/W	Rst	Description		
		7~6	P1MOD7	R/W	00	P1.7 pin control		
A3h	P1MODH	5~4	P1MOD6	R/W	00	P1.6 pin control		
AJII	r IIVIODII	3~2	P1MOD5	R/W	00	P1.5 pin control		
		1~0	P1MOD4	R/W	00	P1.4 pin control		
		7~6	P3MOD3	R/W	01	P3.3 pin control		
1 1 h	4h P3MODL $5\sim4$ P3MOD2 R/W 01 P3.2 pin control $3\sim2$ P3MOD1 R/W 01 P3.1 pin control		P3.2 pin control					
A411	3~2 P3MOD1 R/W 01 P3.1 pin control		P3.1 pin control					
		1~0	P3MOD0	R/W	01	P3.0 pin control		
		7	T0OE	R/W	0	Timer0 signal output (T0O) control 0: Disable Timer0 overflow divided by 64 output to P3.4 1: Enable Timer0 overflow divided by 64 output to P3.4		
A5h	P3MODH	5~4	P3MOD6	R/W	00	P3.6 pin control		
		3~2	P3MOD5	R/W	00	P3.5 pin control		
		1~0	P3MOD4	R/W	00	P3.4 pin control		
		7	PWM1OE	R/W	0	<ul><li>PWM1 signal output enable</li><li>0: Disable PWM1 signal output to P1.3</li><li>1: Enable PWM1 signal output to P1.3</li></ul>		
A6h	PINMOD	5	PWM0OE	R/W	0	<ul><li>PWM0 signal output enable</li><li>0: Disable PWM0 signal output to P1.2</li><li>1: Enable PWM0 signal output to P1.2</li></ul>		
Aon	Aon PINMOD 3 2		TCOE	R/W	0	TCOE: System clock signal output (CKO) control 0: Disable System clock divided by 2 output to P1.4 1: Enable System clock divided by 2 output to P1.4		
			T2OE	R/W	0	Timer2 signal output (T2O) enable 0: Disable Timer2 overflow divided by 2 output to P1.0 1: Enable Timer2 overflow divided by 2 output to P1.0		
		7	EA	R/W	0	<ul> <li>Global interrupt enable</li> <li>0: Disable all interrupts</li> <li>1: Each interrupt is enabled or disabled by its individual interrupt control bit</li> </ul>		
		5	ET2	R/W	0	Timer2 interrupt enable 0: Disable Timer2 interrupt 1: Enable Timer2 interrupt		
		4	ES	R/W	0	Serial Port (UART) interrupt enable 0: Disable Serial Port (UART) interrupt 1: Enable Serial Port (UART) interrupt		
A8h	IE	3	ET1	R/W	0	Timer1 interrupt enable 0: Disable Timer1 interrupt 1: Enable Timer1 interrupt		
Adii	A8n IE —		EX1	R/W	0	<ul><li>INT1 pin Interrupt enable and Stop mode wake up enable</li><li>0: Disable INT1 pin Interrupt and Stop mode wake up</li><li>1: Enable INT1 pin Interrupt and Stop mode wake up, it can wake up CPU from Stop mode no matter EA is 0 or</li><li>1.</li></ul>		
			ET0	R/W	0	Timer0 interrupt enable 0: Disable Timer0 interrupt 1: Enable Timer0 interrupt		
			EX0	R/W	0	<ul> <li>INT0 pin Interrupt enable and Stop mode wake up enable</li> <li>0: Disable INT0 pin Interrupt and Stop mode wake up</li> <li>1: Enable INT0 pin Interrupt and Stop mode wake up, it can wake up CPU from Stop mode no matter EA is 0 or</li> <li>1.</li> </ul>		



SFR Adr	SFR Name	Bit #	Bit Name	R/W	Rst	Description
Au		7~5	IAPWE	R/W	000	Set to 101 to enable IAP write. It is recommended to clear
		, ,		10 11	000	it immediately after IAP write.
		4	SPIE	R/W	0	SPI interrupt enable 0: Disable SPI interrupt
		4	SPIE	K/ W	0	1: Enable SPI interrupt
						ADC/Touch Key (F5268 Only) interrupt enable
		3	ADTKIE	R/W	0	0: Disable ADC/Touch Key (F5268 Only) interrupt
						1: Enable ADC/Touch Key (F5268 Only) interrupt
						INT2 pin Interrupt enable and Stop mode wake up enable
A9h	INTE1		-	5 711	0	0: Disable INT2 pin Interrupt and Stop mode wake up
	2		EX2	R/W	0	1: Enable INT2 pin Interrupt and Stop mode wake up, it
						can wake up CPU from Stop mode no matter EA is 0 or 1.
						Port1 pin change interrupt enable
		1	P1IE	R/W	0	0: Disable Port1 pin change interrupt
		_				1: Enable Port1 pin change interrupt
						Timer3 interrupt enable
	0		) TM3IE	R/W	0	0: Disable Timer3 interrupt
						1: Enable Timer3 interrupt
	7~4 ADCD		ADCDL	R		ADC data bit 3~0
			THEOR	р		Touch Key end of conversion flag
		3	TKEOC	R		0: Indicates conversion is in progress
AAh	ADTKDT					1: Indicates conversion is finished Touch Key counter overflow
		2	TKOVF	R		0: Indicates that the counter has not overflow
		-	1110 11			1: Indicates that the counter has overflow
		1~0	TKDH	R		Touch Key counter data bit 9~8
ABh	ADCDH	7~0	ADCDH	R		ADC data bit 11~4
ACh	TKDL	7~0	TKDL	R		Touch Key counter data bit 7~0
						Touch Key power down
		7	TKPD	R/W	1	0: Touch Key running
						1: Touch Key power down
						Touch Key conversion time select
ADh	TKCON					TKTMR adjusts the value of Touch Key reference
ADn	TKCON					voltage. A larger value of TKTMR requires a longer charging time, which can affect the sensitivity of touch
		2~0	2~0 TKTMR	R/W	100	sensing.
						000: Conversion time shortest
						111: Conversion time longest



SFR Adr	SFR Name	Bit #	Bit Name	R/W	Rst	Description
			ADCHS	R/W	1111	ADC channel select 0000: ADC0 (P3.3) 0001: ADC1 (P3.2) 0010: ADC2 (P3.1) 0011: ADC3 (P3.0) 0100: ADC4 (P1.0) 0101: ADC5 (P1.1) 0110: ADC6 (P1.2) 0111: ADC7 (P1.3) 1000: ADC8 (P1.4) 1001: ADC9 (P1.5) 1010: $V_{SS}$ 1011: VBG (internal reference voltage) 11xx: Undefined
AEh	CHSEL	3~0	TKCHS	R/W	1111	Touch Key channel select 0000: TK0 (P1.0) 0001: TK1 (P1.1) 0010: TK2 (P1.2) 0011: TK3 (P1.3) 0100: TK4 (P3.3) 0101: TK5 (P3.2) 0110: TK6 (P3.1) 0111: TK7 (P3.0) 1000: TK8 (P1.4) 1001: TK9 (P1.6) 1010: TK10 (P1.7) 1011: TK11 (P3.6) 1100: TK12 (P3.5) 1101: TK13 (P3.4) 1110: Undefined 1111: Internal Bandgap reference capacitor
		7~4	ATKDT	R		Touch Key Auto Scan Result (for H/W ATK Mode) xxx1: TK0 has a Touch event xx1x: TK1 has a Touch event x1xx: TK2 has a Touch event 1xxx: TK3 has a Touch event
		3	TKAUTO	R/W	0	Touch Key Auto Scan Mode Enable 0: S/W Mode 1: H/W ATK Mode
AFh	TKCON2	2	ATKRATE	R/W	0	Touch Key Scan Rate (for H/W ATK Mode) 0: ATK scan rate at every 4096 Slow clock cycles 1: ATK scan rate at every 2048 Slow clock cycles
DOI			ATKNUM	R/W	11	Touch Key Auto Scan Channel Number (for H/W ATK Mode) 00: ATK only detect TK0 01: ATK detect TK0 and TK1 10: ATK detect TK0~TK2 11: ATK detect TK0~TK3
B0h	P3	7~0	P3	R/W	FFh	Port3 data



SFR Adr	SFR Name	Bit #	Bit Name	R/W	Rst	Description	
		5	PT2	R/W	0	Timer2 interrupt priority low bit	
		4	PS	R/W	0	Serial Port interrupt priority low bit	
D.01.	ID	3	PT1	R/W	0	Timer1 interrupt priority low bit	
B8h	IP	2	PX1	R/W	0	INT1 interrupt priority low bit	
	h IPH 2 1 0 5 4 4 3 1 0 4 4 4 4 1 0 4 4 1 0 4 4 1 0 4 4 1 0 4 1 0 4 1 0 1 0 4 1 0 0 4 1 0 0 1 0 1 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0		PT0	R/W	0	Timer0 interrupt priority low bit	
		0	PX0	R/W	0	INT0 interrupt priority low bit	
		5	PT2H	R/W	0	Timer2 interrupt priority high bit	
			PSH	R/W	0	Serial Port interrupt priority high bit	
DOI		3	PT1H	R/W	0	Timer1 interrupt priority high bit	
B9h	IPH	2	PX1H	R/W	0	INT1 interrupt priority high bit	
		1	PT0H	R/W	0	Timer0 interrupt priority high bit	
		0	PX0H	R/W	0	INT0 interrupt priority high bit	
		4	PSPI	R/W	0	SPI interrupt priority low bit	
		3	PADTKI	R/W	0	ADC/Touch Key interrupt priority low bit	
BAh	IP1	2	PX2	R/W	0	INT2 interrupt priority low bit	
		1	PP1	R/W	0	Port1 pin change interrupt priority low bit	
		0	PT3	R/W	0	Timer3 interrupt priority low bit	
		4	PSPIH	R/W	0	SPI interrupt priority high bit	
			PADTKIH	R/W	0	ADC/Touch Key interrupt priority high bit	
BBh	IP1H		PX2H	R/W	0	INT2 interrupt priority high bit	
DDI			PP1H	R/W	0	Port1 interrupt priority high bit	
		0	РТЗН	R/W	0	Timer3 interrupt priority high bit	
		0	11511	10 11	0	SPI enable	
		7	SPEN	R/W	0	0: SPI disable	
						1: SPI enable	
						Master mode enable	
		6	MSTR	R/W	0	0: Slave mode	
						1: Master mode	
		5	CDOI	DAV	0	SPI clock polarity 0: SCK is low in idle state	
		5	CPOL	R/W	0	1: SCK is high in idle state	
						SPI clock phase	
		4	CPHA	R/W	0	0: Data sample on first edge of SCK period	
BCh	SPCON		_		-	1: Data sample on second edge of SCK period	
						SS pin disable	
			SSDIS	R/W	0	0: Enable SS pin	
						1: Disable SS pin	
						LSB first	
			LSBF	R/W	0	0: MSB first	
						1: LSB first SPI clock rate	
						00: F <sub>SYSCLK</sub> /2	
		1~0	SPCR	R/W	00	01: F <sub>SYSCLK</sub> /2 01: F <sub>SYSCLK</sub> /4	
		1.0	SFUK	IX/ VV		10: F <sub>SYSCLK</sub> /8	
						11: F <sub>SYSCLK</sub> /16	



SFR Adr	SFR Name	Bit #	Bit Name	R/W	Rst	Description
		7	SPIF	R/W	0	SPI interrupt flag This is set by H/W at the end of a data transfer. Cleared by H/W when an interrupt is vectored into. Writing 0 to this bit will clear this flag.
		6	WCOL	R/W	0	Write collision interrupt flag Set by H/W if write data to SPDAT when SPBSY is set. Write 0 to this bit or rewrite data to SPDAT when SPBSY is cleared will clear this flag.
BDh	BDh SPSTA 5		MODF	R/W	0	Mode fault interrupt flag Set by H/W when SSDIS is cleared and SS pin is pulled low in Master mode. Write 0 to this bit will clear this flag. When this bit is set, the SPEN and MSTR in SPCON will be cleared by H/W.
			RCVOVF	R/W	0	Received buffer overrun flag Set by H/W at the end of a data transfer and RCVBF is set. Write 0 to this bit or read SPDAT register will clear this flag.
			RCVBF	R/W	0	Receive buffer full flag Set by H/W at the end of a data transfer. Write 0 to this bit or read SPDAT register will clear this flag.
		2 SPBSY F		R		SPI busy flag Set by H/W when a SPI transfer is in progress.
BEh	SPDAT	7~0	SPDAT	R/W	0	SPI transmit and receive data The SPDAT register is used to transmit and receive data. Writing data to SPDAT place the data into shift register and start a transfer when in master mode. Reading SPDAT returns the contents of the receive buffer.
C2h	ATKC10H	6~4	ATKC1H	R/W	000	Data Threshold bit 10~8 Compared with TK1 scan (for H/W ATK Mode)
C2II	AIRCION	2~0	ATKC0H	R/W	000	Data Threshold bit 10~8 Compared with TK0 scan (for H/W ATK Mode)
C2h	ATTYCOOL	6~4	АТКС3Н	R/W	000	Data Threshold bit 10~8 Compared with TK3 scan (for H/W ATK Mode)
C3h	ATKC32H	2~0	ATKC2H	R/W	000	Data Threshold bit 10~8 Compared with TK2 scan (for H/W ATK Mode)
C4h	ATKC0L	7~0	ATKC0L	R/W	40h	Data Threshold bit 7~0 Compared with TK0 scan (for H/W ATK Mode)
C5h	ATKC1L	7~0	ATKC1L	R/W	40h	Data Threshold bit 7~0 Compared with TK1 scan (for H/W ATK Mode)
C6h	ATKC2L	7~0	ATKC2L	R/W	40h	Data Threshold bit 7~0 Compared with TK2 scan (for H/W ATK Mode)
C7h	ATKC3L	7~0	ATKC3L	R/W	40h	Data Threshold bit 7~0 Compared with TK3 scan (for H/W ATK Mode)



SFR Adr	SFR Name	Bit #	Bit Name	R/W	Rst	Description
		7	TF2	R/W	0	Timer2 overflow flag Set by H/W when Timer/Counter 2 overflows unless RCLK=1 or TCLK=1. This bit must be cleared by S/W.
		6	EXF2	R/W	0	T2EX interrupt pin falling edge flag Set when a capture or a reload is caused by a negative transition on T2EX pin if EXEN2=1. This bit must be cleared by S/W.
		5	RCLK	R/W	0	<ul> <li>UART receive clock control bit</li> <li>0: Use Timer1 overflow as receive clock for serial port in mode 1 or 3</li> <li>1: Use Timer2 overflow as receive clock for serial port in mode 1 or 3</li> </ul>
		4	TCLK	R/W	0	<ul> <li>UART transmit clock control bit</li> <li>0: Use Timer1 overflow as transmit clock for serial port in mode 1 or 3</li> <li>1: Use Timer2 overflow as transmit clock for serial port in mode 1 or 3</li> </ul>
C8h	T2CON	3	EXEN2	R/W	0	<ul> <li>T2EX pin enable</li> <li>0: T2EX pin disable</li> <li>1: T2EX pin enable, it cause a capture or reload when a negative transition on T2EX pin is detected if RCLK=TCLK=0</li> </ul>
	2 TR2 1 CT2N		TR2	R/W	0	Timer2 run control 0: Timer2 stops 1: Timer2 runs
			CT2N	R/W	0	<ul> <li>Timer2 Counter/Timer select bit</li> <li>0: Timer mode, Timer2 data increases at 2 System clock cycle rate</li> <li>1: Counter mode, Timer2 data increases at T2 pin's negative edge</li> </ul>
		0	CPRL2N	R/W	0	<ul> <li>Timer2 Capture/Reload control bit</li> <li>0: Reload mode, auto-reload on Timer2 overflows or negative transitions on T2EX pin if EXEN2=1</li> <li>1: Capture mode, capture on negative transitions on T2EX pin if EXEN2=1</li> <li>If RCLK=1 or TCLK=1, CPRL2N is ignored and timer is forced to auto-reload on Timer2 overflow</li> </ul>
CAh	RCP2L	7~0	RCP2L	R/W	00h	Timer2 reload/capture data low byte
CBh	RCP2H	7~0	RCP2H	R/W	00h	Timer2 reload/capture data high byte
CCh	TL2	7~0	TL2	R/W	00h	Timer2 data low byte
CDh	TH2	7~0	TH2	R/W	00h	Timer2 data high byte
		7	CY	R/W	0	ALU carry flag
		6	AC	R/W	0	ALU auxiliary carry flag
		5	F0	R/W	0	General purpose user-definable flag The contents of (RS1, RS0) enable the working register
	0h PSW 3		RS1	R/W	0	banks as: 00: Bank 0 (00h~07h)
D0h			RS0	R/W	0	01: Bank 1 (08h~0Fh) 10: Bank 2 (10h~17h) 11: Bank 3 (18h~1Fh)
		2	OV	R/W	0	ALU overflow flag
		1	F1	R/W	0	General purpose user-definable flag
		0	Р	R/W	0	Parity flag. Set/cleared by hardware each instruction cycle to indicate odd/even number of "1" bits in the accumulator.



SFR Adr	SFR Name	Bit #	Bit Name	R/W	Rst	Description	
		7	SCKTYPE	R/W	0	Slow clock type. This bit can be changed only in Fast mode (SELFCK=1). 0: SRC 1: SXT	
		6	FCKTYPE	R/W	0	Fast clock type. This bit can be changed only in Slow mode (SELFCK=0). 0: FRC 1: FXT	
D8h	CLKCON	4	STPPCK	R/W	0	Set 1 to stop UART/Timer0/Timer1/Timer2/ADC clock in Idle mode	
		3	STPFCK	R/W	0	Set 1 to stop Fast clock for power saving in Slow/Idle mode. This bit can be changed only in Slow mode.	
	2		2 SELFCK R/W		0	System clock source selection. This bit can be changed only when STPFCK=0. 0: Slow clock 1: Fast clock	
			CLKPSC	R/W	11	System clock prescaler. 00: System clock is Fast/Slow clock divided by 16 01: System clock is Fast/Slow clock divided by 4 10: System clock is Fast/Slow clock divided by 2 11: System clock is Fast/Slow clock divided by 1	
E0h	ACC	7~0	ACC	R/W	00h	Accumulator	
F0h	В	7~0	В	R/W	00h	B register	
F7h	CFGWL	7~6	WDTE	R/W		Watchdog Timer Reset control 0x: Watchdog Timer Reset disable 10: Watchdog Timer Reset enable in Fast/Slow mode, disable in Idle/Stop mode 11: Watchdog Timer Reset always enable	
		4~0	FRCF	R/W		0x: Watchdog Timer Reset disable         10: Watchdog Timer Reset enable in Fast/Slow mode,         disable in Idle/Stop mode         11: Watchdog Timer Reset always enable         Fast RC frequency adjustment	
		7	CLRWDT	R/W	0		
		6	CLRTM3	R/W	0	Set to clear Timer3, H/W auto clear it at next clock cycle	
		5	TKSOC	R/W	0	Start Touch Key conversion Set the TKSOC bit to start Touch Key conversion, and the TKSOC bit will be cleared by H/W at the end of conversion. S/W can also write 0 to clear this flag.	
F8h	AUX1	4	ADSOC	R/W	0	Start ADC conversion Set the ADSOC bit to start ADC conversion, and the ADSOC bit will be cleared by H/W at the end of conversion. S/W can also write 0 to clear this flag.	
		3	CLRPWM0	R/W	0	PWM0 clear enable 0: PWM0 is running 1: PWM0 is cleared and held	
		0	DPSEL	R/W	0	Active DPTR Select	



Flash Adr	Bit #	Name	Description
1FFEh	4~0	FRCF	Fast RC frequency adjustment
	7	PROT	Flash Memory Code Protect 0: Disable protect 1: Enable protect
	6	XRSTE	External Pin Reset control 0: Disable External Pin Reset 1: Enable External Pin Reset
1FFFh	5~4	LVRE	Low Voltage Reset function select 00: Set LVR at 2.9V 01: Set LVR at 2.3V 10: LVR disable and set LVD at 2.3V (F5264B/68B) 11: Set LVR at 1.8V and LVD at 2.3V (F5264B/68B) 1x: Set LVR at 2.0V and LVD at 2.3V (F5264C/68C)
	3	VCCFLT	Set 1 to enhance the chip's power noise immunity
	2	PWRSAV	Power save function control bit 0: Disable Power save function 1: Enable Power save function
	1	MVCLOCK	If 1, the MOVC & MOVX instruction's accessibility to MOVC-Lock area is limited.



# **INSTRUCTION SET**

Instructions are 1, 2 or 3 Bytes long as listed in the 'byte' column below. Each instruction takes 2~8 System clock cycles to execute as listed in the 'cycle' column below.

	ARITHMETIC			
Mnemonic	Description	byte	cycle	opcode
ADD A, Rn	Add register to A	1	2	28-2F
ADD A, dir	Add direct byte to A	2	2	25
ADD A, @Ri	Add indirect memory to A	1	2	26-27
ADD A, #data	Add immediate to A	2	2	24
ADDC A, Rn	Add register to A with carry	1	2	38-3F
ADDC A, dir	Add direct byte to A with carry	2	2	35
ADDC A, @Ri	Add indirect memory to A with carry	1	2	36-37
ADDC A, #data	Add immediate to A with carry	2	2	34
SUBB A, Rn	Subtract register from A with borrow	1	2	98-9F
SUBB A, dir	Subtract direct byte from A with borrow	2	2	95
SUBB A, @Ri	Subtract indirect memory from A with borrow	1	2	96-97
SUBB A, #data	Subtract immediate from A with borrow	2	2	94
INC A	Increment A	1	2	04
INC Rn	Increment register	1	2	08-0F
INC dir	Increment direct byte	2	2	05
INC @Ri	Increment indirect memory	1	2	06-07
DEC A	Decrement A	1	2	14
DEC Rn	Decrement register	1	2	18-1F
DEC dir	Decrement direct byte	2	2	15
DEC @Ri	Decrement indirect memory	1	2	16-17
INC DPTR	Increment data pointer	1	4	A3
MUL AB	Multiply A by B	1	8	A4
DIV AB	Divide A by B	1	8	84
DA A	Decimal Adjust A	1	2	D4

	LOGICAL			
Mnemonic	Description	byte	cycle	opcode
ANL A, Rn	AND register to A	1	2	58-5F
ANL A, dir	AND direct byte to A	2	2	55
ANL A, @Ri	AND indirect memory to A	1	2	56-57
ANL A, #data	AND immediate to A	2	2	54
ANL dir, A	AND A to direct byte	2	2	52
ANL dir, #data	AND immediate to direct byte	3	4	53
ORL A, Rn	OR register to A	1	2	48-4F
ORL A, dir	OR direct byte to A	2	2	45
ORL A, @Ri	OR indirect memory to A	1	2	46-47
ORL A, #data	OR immediate to A	2	2	44
ORL dir, A	OR A to direct byte	2	2	42
ORL dir, #data	OR immediate to direct byte	3	4	43
XRL A, Rn	Exclusive-OR register to A	1	2	68-6F
XRL A, dir	Exclusive-OR direct byte to A	2	2	65
XRL A, @Ri	Exclusive-OR indirect memory to A	1	2	66-67
XRL A, #data	Exclusive-OR immediate to A	2	2	64
XRL dir, A	Exclusive-OR A to direct byte	2	2	62
XRL dir, #data	Exclusive-OR immediate to direct byte	3	4	63
CLR A	Clear A	1	2	E4
CPL A	Complement A	1	2	F4
SWAP A	Swap Nibbles of A	1	2	C4
RL A	Rotate A left	1	2	23



	LOGICAL										
Mnemonic	Description	byte	cycle	opcode							
RLC A	Rotate A left through carry	1	2	33							
RR A	Rotate A right	1	2	03							
RRC A	Rotate A right through carry	1	2	13							

	DATA TRANSFER			
Mnemonic	Description	byte	cycle	opcode
MOV A, Rn	Move register to A	1	2	E8-EF
MOV A, dir	Move direct byte to A	2	2	E5
MOV A, @Ri	Move indirect memory to A	1	2	E6-E7
MOV A, #data	Move immediate to A	2	2	74
MOV Rn, A	Move A to register	1	2	F8-FF
MOV Rn, dir	Move direct byte to register	2	4	A8-AF
MOV Rn, #data	Move immediate to register	2	2	78-7F
MOV dir, A	Move A to direct byte	2 2	2	F5
MOV dir, Rn	Move register to direct byte		4	88-8F
MOV dir, dir	Move direct byte to direct byte	3	4	85
MOV dir, @Ri	Move indirect memory to direct byte	2 3	4	86-87
MOV dir, #data	Move immediate to direct byte	3	4	75
MOV @Ri, A	Move A to indirect memory	1	2	F6-F7
MOV @Ri, dir	Move direct byte to indirect memory	2	4	A6-A7
MOV @Ri, #data	Move immediate to indirect memory	2	2	76-77
MOV DPTR, #data	Move immediate to data pointer	3	4	90
MOVC A, @A+DPTR	Move code byte relative DPTR to A	1	4	93
MOVC A, @A+PC	Move code byte relative PC to A	1	4	83
MOVX A, @Ri	Move external data (A8) to A	1	4	E2-E3
MOVX A, @DPTR	Move external data (A16) to A	1	4	E0
MOVX @Ri, A	Move A to external data (A8)	1	4	F2-F3
MOVX @DPTR, A	Move A to external data (A16)	1	4	F0
PUSH dir	Push direct byte onto stack	2	4	C0
POP dir	Pop direct byte from stack	2	4	D0
XCH A, Rn	Exchange A and register	1	2	C8-CF
XCH A, dir	Exchange A and direct byte	2	2	C5
XCH A, @Ri	Exchange A and indirect memory	1	2	C6-C7
XCHD A, @Ri	Exchange A and indirect memory nibble	1	2	D6-D7

	BOOLEAN									
Mnemonic	Description	byte	cycle	opcode						
CLR C	Clear carry	1	2	C3						
CLR bit	Clear direct bit	2	2	C2						
SETB C	Set carry	1	2	D3						
SETB bit	Set direct bit	2	2	D2						
CPL C	Complement carry	1	2	B3						
CPL bit	Complement direct bit	2	2	B2						
ANL C, bit	AND direct bit to carry	2	4	82						
ANL C, /bit	AND direct bit inverse to carry	2	4	B0						
ORL C, bit	OR direct bit to carry	2	4	72						
ORL C, /bit	OR direct bit inverse to carry	2	4	A0						
MOV C, bit	Move direct bit to carry	2	2	A2						
MOV bit, C	Move carry to direct bit	2	4	92						



	BRANCHING			
Mnemonic	Description	byte	cycle	opcode
ACALL addr 11	Absolute jump to subroutine	2	4	11-F1
LCALL addr 16	Long jump to subroutine	3	4	12
RET	Return from subroutine	1	4	22
RETI	Return from interrupt	1	4	32
AJMP addr 11	Absolute jump unconditional	2	4	01-E1
LJMP addr 16	Long jump unconditional	3	4	02
SJMP rel	Short jump (relative address)	2	4	80
JC rel	Jump on carry=1	2	4	40
JNC rel	Jump on carry=0	2	4	50
JB bit, rel	Jump on direct bit=1	3	4	20
JNB bit, rel	Jump on direct bit=0	3	4	30
JBC bit, rel	Jump on direct bit=1 and clear	3	4	10
JMP @A+DPTR	Jump indirect relative DPTR	1	4	73
JZ rel	Jump on accumulator=0	2	4	60
JNZ rel	Jump on accumulator0	2	4	70
CJNE A, dir, rel	Compare A, direct, jump not equal relative	3	4	B5
CJNE A, #data, rel	Compare A, immediate, jump not equal relative	3	4	B4
CJNE Rn, #data, rel	Compare register, immediate, jump not equal relative	3	4	B8-BF
CJNE @Ri, #data, rel	Compare indirect, immediate, jump not equal relative	3	4	B6-B7
DJNZ Rn, rel	Decrement register, jump not zero relative	2	4	D8-DF
DJNZ dir, rel	Decrement direct byte, jump not zero relative	3	4	D5

	MISCELLANEOUS			
Mnemonic	Description	byte	cycle	opcode
NOP	No operation	1	2	00

In the above table, an entry such as E8-EF indicates a continuous block of hex opcodes used for 8 different registers, the register numbers of which are defined by the lowest three bits of the corresponding code. Non-continuous blocks of codes, shown as 11-F1 (for example), are used for absolute jumps and calls with the top 3 bits of the code being used to store the top three bits of the destination address.



# **ELECTRICAL CHARACTERISTICS**

### **1.** Absolute Maximum Ratings (T<sub>A</sub>=25°C)

Parameter	Rat	Rating		
Supply voltage	V <sub>SS</sub> -0.3 ~	- V <sub>SS</sub> +5.5		
Input voltage	V <sub>SS</sub> -0.3 ~	- V <sub>CC</sub> +0.3	V	
Output voltage	V <sub>SS</sub> -0.3 ~	• V <sub>CC</sub> +0.3		
Output current high per 1 PIN	-2	25		
Output current high per all PIN	-8	-80		
Output current low per 1 PIN	+3	30	— mA	
Output current low per all PIN	+1	50		
Maximum Operating Voltage	5.	.5	V	
Operating temperature	TM52F5264B/68B	-20 ~ +70		
Operating temperature	TM52F5264C/68C	-40 ~ +85	°C	
Storage temperature	-65 ~	+150		

### **2. DC Characteristics** ( $T_A=25^{\circ}C$ , $V_{CC}=2.0V \sim 5.5V$ )

Parameter	Symbol	Cone	ditions	Min.	Typ.	Max.	Unit
		Fast mode, F <sub>SYS</sub>	<sub>SCLK</sub> =7.3728 MHz	2.9	_	5.5	
		Fast mode, F <sub>SYSCLK</sub> =3.6864 MHz		2.3	_	5.5	
Operating Voltage	V <sub>CC</sub>	Fast mode, F <sub>SYS</sub>	<sub>SCLK</sub> =1.8432 MHz	1.8	_	5.5	V
vonage		Fast mode, F <sub>SYS</sub>	<sub>SCLK</sub> =0.4608 MHz	1.8	_	5.5	
		Slow m	ode, SRC	1.8	_	5.5	
		All Input, except	V <sub>CC</sub> =5V	$0.6V_{CC}$	_	-	
Input High	V	P3.7, P2.1	V <sub>CC</sub> =3V	$0.6V_{CC}$	_	_	v
Voltage	$V_{IH}$	D2 7 D2 1	V <sub>CC</sub> =5V	$0.8V_{CC}$	_	-	v
		P3.7, P2.1	V <sub>CC</sub> =3V	$0.8V_{CC}$	_	_	
Input Low	VIL	All Input	V <sub>CC</sub> =5V	-	_	$0.2V_{CC}$	v
Voltage	v <sub>IL</sub>	All Input	V <sub>CC</sub> =3V	-	_	$0.2V_{CC}$	v
I/O Port Source	т	All Output, except	$V_{CC}=5V$ $V_{OH}=0.9V_{CC}$	6	12	_	
Current	I <sub>OH</sub>	P3.7	V <sub>CC</sub> =3V V <sub>OH</sub> =0.9V <sub>CC</sub>	2.5	5	_	mA
		All Output, except	V <sub>CC</sub> =5V V <sub>OL</sub> =0.1V <sub>CC</sub>	12	24	_	
I/O Port Sink	т	P0.0~P0.3	$V_{CC}=3V$ $V_{OL}=0.1V_{CC}$	6	12	_	
Current	I <sub>OL</sub>	P0.0~P0.3	$V_{CC}=5V$ $V_{OL}=0.1V_{CC}$	35	70	_	mA
		P0.0~P0.3	V <sub>CC</sub> =3V V <sub>OL</sub> =0.1V <sub>CC</sub>	20	40	_	
Input Leakage Current (pin high)	I <sub>ILH</sub>	All Input	$V_{in} = V_{CC}$	_	_	1	4
Input Leakage Current (pin low)	I <sub>IILL</sub>	All Input	V <sub>in</sub> =0V	_	_	-1	μA



Parameter	Symbol	Cor	ditions	Min.	Тур.	Max.	Unit
		Fast, V <sub>CC</sub> =5V	FXT=8 MHz	-	3.6	_	
		LVR enable	FRC=7.3728 MHz	-	3	_	
		MODE3V=0	FRC=3.6864 MHz	-	1.8	_	
		Fast, V <sub>CC</sub> =3V	FXT=8 MHz	-	2.6	-	
		LVR enable	FRC=7.3728 MHz	_	2.5	_	mA
		MODE3V=0	FRC=3.6864 MHz	_	1.5	_	
		Fast, V <sub>CC</sub> =3V	FXT=8 MHz		2.5	_	
		LVR enable MODE3V=1	FRC=7.3728 MHz FRC=3.6864 MHz	-	2.3 1.4	_	
		$\frac{1000225 + 1}{\text{Slow, V}_{CC} = 5V}$	SXT=32 KHz	_	200		
		LVR enable				_	
		MODE3V=0	SRC=24 KHz	-	180	-	
		Slow, V <sub>CC</sub> =3V	SXT=32 KHz	-	160	_	
		LVR enable MODE3V=0	SRC=24 KHz	-	150	-	
		Slow, V <sub>CC</sub> =3V	SXT=32 KHz	_	13	_	
		MODE3V=1 PWRSAV=1	SRC=24 KHz	-	9	_	
		Slow, V <sub>CC</sub> =3V	SXT=32 KHz	-	47	_	
		MODE3V=1 PWRSAV=0	SRC=24 KHz	-	45	_	
		Idle, V <sub>CC</sub> =5V	SXT=32 KHz	_	180	_	
Supply Current		LVR enable MODE3V=0	SRC=24 KHz	_	175	_	
(TM52F5268B)	I <sub>CC</sub>	Idle, V <sub>CC</sub> =3V	SXT=32 KHz	_	148	_	
(TM52F5264B)		LVR enable MODE3V=0	SRC=24 KHz	_	147	_	
		Idle, V <sub>CC</sub> =3V	SXT=32 KHz	_	5	_	
		MODE3V=1 PWRSAV=1	SRC=24 KHz	-	3	_	μA
		Idle, V <sub>CC</sub> =3V	SXT=32 KHz	-	40	-	p
		MODE3V=1 PWRSAV=0	SRC=24 KHz	-	38	_	
		Stop, V <sub>CC</sub> =5V	PWRSAV=1	-	0.1	-	
		LVR disable MODE3V=0	PWRSAV=0	-	140	-	
		Stop, V <sub>CC</sub> =3V	PWRSAV=1	-	_	0.1	
		LVR disable MODE3V=0	PWRSAV=0	-	120	-	
		Stop, V <sub>CC</sub> =5V LVR enable	PWRSAV=1	-	1.4	_	
	MODE3V=0	PWRSAV=0	_	170	_		
	Stop, V <sub>CC</sub> =3V	PWRSAV=1	_	0.5	_		
	LVR enable MODE3V=0 Stop, V <sub>CC</sub> =3V		PWRSAV=0	-	145	_	1
			LVR disable	_	_	0.1	
		LVR enable PWRSAV=1	-	0.5	_		
		MODE3V=1	LVR enable PWRSAV=0	_	36	_	



Parameter	Symbol	Cor	ditions	Min.	Тур.	Max.	Unit	
		East V 5V	FXT=8 MHz	_	3.6	_		
		Fast, V <sub>CC</sub> =5V MODE3V=0	FRC=7.3728 MHz	-	3	_		
			FRC=3.6864 MHz	-	1.8	_		
		Fast, V <sub>CC</sub> =3V MODE3V=0FXT=8 MHz FRC=7.3728 MHz FRC=3.6864 MHzFXT=8 MHz		-	2.6	_	mA	
				-	2.5	_		
			_	1.5	_			
		Fast, V <sub>CC</sub> =3V	FXT=8 MHz FRC=7.3728 MHz	—	2.5 2.3	—		
		MODE3V=1	FRC=7.3728 MHZ FRC=3.6864 MHz	-	1.4	_		
			SXT=32 KHz		200			
		Slow, V <sub>CC</sub> =5V MODE3V=0	SRC=24 KHz	_	180	_		
		Slow, V <sub>CC</sub> =3V	SXT=32 KHz	_	160	_		
		MODE3V=0	SRC=24 KHz	-	150	-		
		Slow, V <sub>CC</sub> =3V MODE3V=1 PWRSAV=1	SXT=32 KHz	-	16	-		
			SRC=24 KHz	-	15	_		
Supply Current		Slow, V <sub>CC</sub> =3V MODE3V=1 PWRSAV=0	SXT=32 KHz	-	47	_		
(TM52F5268C)	I <sub>CC</sub>		SRC=24 KHz	_	45	_		
(TM52F5264C)		M52F5264C)	Idle, V <sub>CC</sub> =5V	SXT=32 KHz	_	180	_	
		MODE3V=0	SRC=24 KHz	-	175	_		
		Idle, V <sub>CC</sub> =3V	SXT=32 KHz	-	148	-	μA	
		MODE3V=0	SRC=24 KHz	-	147	-		
		Idle, V <sub>CC</sub> =3V MODE3V=1	SXT=32 KHz	-	8	I		
		PWRSAV=1	SRC=24 KHz	-	6	Ι		
		Idle, V <sub>CC</sub> =3V MODE3V=1	SXT=32 KHz	-	40	-		
		PWRSAV=0	SRC=24 KHz	-	38	-		
		Stop, V <sub>CC</sub> =5V	PWRSAV=1		5	_		
		MODE3V=0	PWRSAV=0	_	170	_	1	
		Stop, V <sub>CC</sub> =3V	PWRSAV=1	_	3	_		
		MODE3V=0	PWRSAV=0	_	145	_		
		Stop, V <sub>CC</sub> =3V	PWRSAV=1	_	3	-		
		MODE3V=1	PWRSAV=0	-	36	_		



Parameter	Symbol	Cone	ditions	Min.	Тур.	Max.	Unit
	,		$V_{CC}=2.9V$	-	_	8	
System Clock Frequency	F <sub>SYSCLK</sub>	V <sub>CC</sub> >LVR <sub>th</sub>	$V_{CC}=2.3V$	-	-	7.3728	MHz
Prequency			$V_{CC}=2.0V$	-	-	4	
			F5264B/68B	-3%	2.9	+3%	
LVR Reference	V <sub>LVR</sub>	T <sub>A</sub> =25°C	F5264C/68C	-3%	2.3	+3%	v
Voltage	V LVR	$I_A - 23$ C	F5264B/68B	-8%	1.8	+8%	v
			F5264C/68C	-8%	2.0	+8%	
LVR Hysteresis Voltage	$\mathbf{V}_{\mathrm{HYST}}$	T <sub>A</sub> =25°C		-	±0.1	—	v
LVD Reference Voltage	V <sub>LVD</sub>	T <sub>A</sub> =	=25°C	_	2.3	_	V
Low Voltage Detection time	t <sub>LVR</sub>	T <sub>A</sub> =	=25°C	100	_	—	μs
		V <sub>IN</sub> =0V All except P3.7	V <sub>CC</sub> =5V V <sub>CC</sub> =3V	_	120 220	-	
Pull-Up Resistor	R <sub>P</sub>	V <sub>IN</sub> =0V P3.7	$\frac{V_{CC}=5V}{V_{CC}=3V}$	_	170 170	-	ΚΩ

### **3.** Clock Timing $(T_A = -40^{\circ}C - +85^{\circ}C, V_{CC} = 3.0V - 5.5V)$

Parameter	Conditions	Min.	Тур.	Max.	Unit
	25°C, V <sub>CC</sub> =3.0 ~ 5.5V	-1.6%	7.3728	+1.6%	
Internal RC Frequency	$0^{\circ}$ C ~ 70°C , V <sub>CC</sub> =3.0 ~ 5.5V	-3.8%	7.3728	+3.0%	MHz
	$-40^{\circ}$ C ~ 85°C, V <sub>CC</sub> =3.0 ~ 5.5V	-8.0%	7.3728	+3.0%	

4. Reset Timing Characteristics ( $T_A = -40^{\circ}C \sim +85^{\circ}C$ ,  $V_{CC} = 3.0V \sim 5.0V$ )

Parameter	Conditions		Тур.	Max.	Unit
<b>RESET</b> Input Low width	Input $V_{CC}$ =5.0V ±10%	90	-	_	μs
WDT wakeup time	$V_{CC}$ =5.0V, WDTPSC=11	1	40	_	ma
	$V_{CC}$ =3.0V, WDTPSC=11		40	-	ms


### **5.** ADC Electrical Characteristics (T<sub>A</sub>=25°C, V<sub>CC</sub>=3.0V~5.5V, V<sub>SS</sub>=0V)


Parameter	Conditions	Min.	Тур.	Max.	Unit
Total Accuracy	V -5 12V V -0V	-	±2.5	±4	LSB
Integral Non-Linearity	$V_{CC}=5.12V, V_{SS}=0V$	_	±3.2	±5	LSB
Max Input Clock (f <sub>ADC</sub> )	_	-	-	1	MHz
Conversion Time	f <sub>ADC</sub> =1MHz	-	50	_	μs
BandGap Voltage	V <sub>CC</sub> =3V	1.14	1.22	1.30	v
Reference	V <sub>CC</sub> =5V	1.15	1.25	1.35	v
Input Voltage	-	V <sub>SS</sub>	-	V <sub>CC</sub>	V


*Note:* also refer to AP-TM52XXXXX\_05S for using ADC to trim BandGap.




#### 6. Characteristics Graphs


















Note: Due to the variation of manufacturing process, this LVR will slightly vary between different chips.

DS-TM52F5264B\_64C\_68B\_68C\_E







# **PACKAGE INFORMATION**


### **Ordering Information**


Ordering Number	Package
TM52F5264B-MTP	Wafer/Dice blank chip
TM52F5264B -COD	Wafer/Dice with code
TM52F5264B -MTP-05	DIP 20-pin (300 mil)
TM52F5264B -MTP-21	SOP 20-pin (300 mil)
TM52F5264B -MTP-22	SOP 24-pin (300 mil)
TM52F5264B -MTP-31	SSOP 20-pin (209 mil)
TM52F5264B -MTP-32	SSOP 24-pin (209 mil)
TM52F5268B -MTP	Wafer/Dice blank chip
TM52F5268B -COD	Wafer/Dice with code
TM52F5268B -MTP-05	DIP 20-pin (300 mil)
TM52F5268B -MTP-21	SOP 20-pin (300 mil)
TM52F5268B -MTP-22	SOP 24-pin (300 mil)
TM52F5268B -MTP-31	SSOP 20-pin (209 mil)
TM52F5268B -MTP-32	SSOP 24-pin (209 mil)
TM52F5264C-MTP	Wafer/Dice blank chip
TM52F5264C -COD	Wafer/Dice with code
TM52F5264C -MTP-05	DIP 20-pin (300 mil)
TM52F5264C -MTP-21	SOP 20-pin (300 mil)
TM52F5264C -MTP-22	SOP 24-pin (300 mil)
TM52F5264C -MTP-31	SSOP 20-pin (209 mil)
TM52F5264C -MTP-32	SSOP 24-pin (209 mil)
TM52F5268C -MTP	Wafer/Dice blank chip
TM52F5268C -COD	Wafer/Dice with code
TM52F5268C -MTP-05	DIP 20-pin (300 mil)
TM52F5268C -MTP-21	SOP 20-pin (300 mil)
TM52F5268C -MTP-22	SOP 24-pin (300 mil)
TM52F5268C -MTP-31	SSOP 20-pin (209 mil)
TM52F5268C -MTP-32	SSOP 24-pin (209 mil)



## Package Information

#### DIP-20 ( 300mil ) Package Dimension





SYMBOL	DIMENSION IN MM			DIMENSION IN INCH		
	MIN	NOM	MAX	MIN	NOM	MAX
А	-	-	4.445	-	-	0.175
A1	0.381	-	-	0.015	-	-
A2	3.175	3.302	3.429	0.125	0.130	0.135
D	25.705	26.061	26.416	1.012	1.026	1.040
Е	7.620	7.747	7.874	0.300	0.305	0.310
E1	6.223	6.350	6.477	0.245	0.250	0.255
L	3.048	3.302	3.556	0.120	0.130	0.140
eB	8.509	9.017	9.525	0.335	0.355	0.375
θ	0°	7.5°	15°	0°	7.5°	15°
JEDEC	MS-001 (AD)					

NOTES :

1.  ${\rm ``D''}$  ,  ${\rm ``E1''}$  dimensions do not include mold flash or protrusions. Mold flash or protrusions shall notexceed .010 inch.

2. eB IS MEASURED AT THE LEAD TIPS WITH THE LEADS UNCONSTRAINED.


3. POINTED OR ROUNDED LEAD TIPS ARE PREFERRED TO EASE INSERTION.


4. DISTANCE BETWEEN LEADS INCLUDING DAM BAR PROTRUSIONS TO BE .005 INCH MININUM.


5. DATUM PLANE  $\boxplus$  COINCIDENT WITH THE BOTTOM OF LEAD, WHERE LEAD EXITS BODY.



#### SOP-20 (300mil) Package Dimension









SYMBOL	DIMENSION IN MM			DIMENSION IN INCH		
SYMBOL	MIN	NOM	MAX	MIN	NOM	MAX
А	2.35	2.50	2.65	0.0926	0.0985	0.1043
A1	0.10	0.20	0.30	0.0040	0.0079	0.0118
В	0.33	0.42	0.51	0.0130	0.0165	0.0200
С	0.23	0.28	0.32	0.0091	0.0108	0.0125
D	12.60	12.80	13.00	0.4961	0.5040	0.5118
Е	10.00	10.33	10.65	0.3940	0.4425	0.4910
E1	7.40	7.50	7.60	0.2914	0.2953	0.2992
e		1.27 BSC 0.050 BSC			0.050 BSC	
h	0.25	0.50	0.75	0.0100	0.0195	0.0290
L	0.40	0.84	1.27	0.0160	0.0330	0.0500
θ	0°	$4^{\circ}$	8°	0°	4°	8°
JEDEC	MS-013 (AC)					


\* NOTES : DIMENSION "D" DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS AND GATE BURRS SHALL NOT EXCEED 0.15 MM (0.006 INCH) PER SIDE.




#### SOP 24-pin (300 mil) Package Dimensions










SYMBOL	DIMENSION IN MM			DIMENSION IN INCH		
SYMBOL	MIN	NOM	MAX	MIN	NOM	MAX
А	2.35	2.50	2.65	0.0926	0.0985	0.1043
A1	0.10	0.20	0.30	0.0040	0.0079	0.0118
В	0.33	0.42	0.51	0.0130	0.0165	0.0200
С	0.23	0.28	0.32	0.0091	0.0108	0.0125
D	15.20	15.40	15.60	0.5985	0.6063	0.6141
Е	10.00	10.33	10.65	0.3940	0.4425	0.4910
E1	7.40	7.50	7.60	0.2914	0.2953	0.2992
e		1.27 BSC 0.050 BSC				
h	0.25	0.50	0.75	0.0100	0.0195	0.0290
L	0.40	0.84	1.27	0.0160	0.0330	0.0500
θ	$0^{\circ}$	4°	$8^{\circ}$	0°	4°	8°
JEDEC	MS-013 (AD)					

\* NOTES : DIMENSION "D" DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS AND GATE BURRS SHALL NOT EXCEED 0.15 MM (0.006 INCH) PER SIDE.



#### SSOP-20 (209mil) Package Dimension




SYMBOL	DIMENSION IN MM			DIMENSION IN INCH		
STWBOL	MIN	NOM	MAX	MIN	NOM	MAX
A	-	-	2.0	-	-	0.079
A1	0.05	-	-	0.002	-	-
A2	1.65	1.75	1.85	0.065	0.069	0.073
В	0.22	0.28	0.33	0.009	0.011	0.013
С	0.09	0.15	0.21	0.004	0.006	0.008
D	6.90	7.20	7.50	0.272	0.284	0.295
Е	7.40	7.80	8.20	0.291	0.307	0.323
E1	5.00	5.30	5.60	0.197	0.209	0.220
e	0.65 BSC			0.026 BSC		
L	0.55	0.75	0.95	0.022	0.030	0.038
θ	$0^{\circ}$	$4^{\circ}$	8°	$0^{\circ}$	4°	$8^{\circ}$
JEDEC	M0-150 (AE)					

▲ \* NOTES : DIMENSION "D" DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS,

BUT DO INCLUDE MOLD MISMATCH MOLD FLASH OR PROTRUSION SHALL NOT EXCEED 0.20 MM (0.008 INCH) PER SIDE.



#### SSOP-24 (209mil) Package Dimension



SYMBOL	DIMENSION IN MM			DIMENSION IN INCH			
STNDOL	MIN	NOM	MAX	MIN	NOM	MAX	
А	-	-	2.0	-	-	0.079	
A1	0.05	-	-	0.002	-	-	
A2	1.65	1.75	1.85	0.065	0.069	0.073	
В	0.22	0.30	0.33	0.009	0.012	0.013	
С	0.09	0.15	0.21	0.004	0.006	0.008	
D	7.90	8.20	8.50	0.311	0.323	0.335	
Е	7.40	7.80	8.20	0.291	0.307	0.323	
E1	5.00	5.30	5.60	0.197	0.209	0.220	
e	0.65 BSC			0.026 BSC			
L	0.55	0.75	0.95	0.022	0.030	0.038	
θ	0°	$4^{\circ}$	$8^{\circ}$	$0^{\circ}$	4°	$8^{\circ}$	
JEDEC	M0-150 (AG)						

\* NOTES : DIMENSION "D" DOES NOT INCLUDE MOLD FLASH OR PROTRUSIONS, BUT DO INCLUDE MOLD MISMATCH. MOLD FLASH OR SHALL NOT EXCEED

0.20 MM ( 0.078 INCH ) PER SIDE.