


**tenx** reserves the right to change or discontinue the manual and online documentation to this product herein to improve reliability, function or design without further notice. **tenx** does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. **tenx** products are not designed, intended, or authorized for use in life support appliances, devices, or systems. If Buyer purchases or uses **tenx** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **tenx** and its officers, employees, subsidiaries, affiliates and distributors harmless against all claims, cost, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use even if such claim alleges that **tenx** was negligent regarding the design or manufacture of the part.





# AMENDMENT HISTORY

Version	Date	Description
V0.90	Oct, 2014	New release.
V0.91	Nov, 2015	Add POR vs Temperature Diagram (page 86)
V0.92	Mar, 2016	Modify ICE mode pin connection diagram (page 68)
V0.93	Apr, 2017	<ol> <li>Add LQFP64 (7X7) ordering/package info.</li> <li>modify Flash endurance</li> <li>VCON limitation in ICE mode</li> <li>Stop mode entry limitation</li> <li>Add LED DC mode description</li> <li>other details</li> </ol>
V0.94	Jun, 2018	Modify min. VDD level Add package type



# CONTENTS

AMI	ENDMENT HISTORY	2
TM5	52 F22xx FAMILY	5
GEN	VERAL DESCRIPTION	6
BLO	OCK DIAGRAM	6
FEA	TURES	7
PIN	ASSIGNMENT	10
PIN	DESCRIPTION	
PIN	SUMMERY	14
APP	LICATION CIRCUIT	16
FUN	CTIONAL DESCRIPTION	17
1.	CPU Core	17
	1.1 Accumulator (ACC)	17
	1.2 B Register (B)	
	1.3 Stack Pointer (SP)	
	1.4 Dual Data Pointer (DPTRs)	
	1.5 Program Status Word (PSW)	18
2.	Memory	
	2.1 Program Memory	
	2.2 Data Memory	23
3.	Power	25
4.	Reset	27
	4.1 Power on Reset	
	4.2 External Pin Reset	
	4.3 Software Reset	27
	4.4 Watch Dog Timer Reset	
	4.5 Low Voltage Reset	27
5.	Clock Circuitry & Operation Mode	
	5.1 System Clock	
	5.2 Operation Modes	
6.	Interrupt & Wake-up	
	6.1 Interrupt Enable and Priority Control	31
	6.2 Pin Interrupt	34
	6.3 Idle mode Wake up and Interrupt	
	6.4 Stop mode Wake up and Interrupt	
7.	I/O Ports	
	7.1 Port1 & Port3	



	7.2 P2.7	
	7.3 P2.6~P2.0 & Port0	
8.	Timers	45
	8.1 Timer0 / Timer1	
	8.2 Timer2 8.3 Timer3	
	8.4 T1O, T1B and T2O output Control	
9.	UART	51
10	. Resistance to Frequency Converter (RFC)	53
11	. LCD Driver	55
12	. LED Driver	60
13	. Touch Key (F2261 only)	61
14	. Serial Peripheral Interface (SPI)	65
15	. In Circuit Emulation (ICE) Mode	69
SFR	& CFGW MAP	70
SFR	& CFGW DESCRIPTION	72
INST	TRUCTION SET	81
ELE	CTRICAL CHARACTERISTICS	84
At	solute Maximum Ratings	84
DO	C Characteristics	84
Ba	ndGap Reference Voltage	84
Cl	ock Timing	85
V	DD Voltage Level	86
L۱	/R/POR Level	87
PAC	KAGE INFORMATION	88



# TM52 F22xx FAMILY

# **Common Feature**

CPU	Flash Program memory	RAM bytes	Dual Clock	Operation Mode	Timer0 Timer1 Timer2	UART	Real-time Timer3	LBD	LVR
Fast 8051 (2T)	8K~32K with IAP, ISP, ICP	512 ~ 2304	SXT SRC FXT FRC	Fast Slow Idle Stop	8051 St	andard	0.5~61ppm Adjustable	2.4V ~ 3.1V	1.6V

# **Family Members Features**

P/N	Flash	RAM bytes	IO Pin	RFC ADC	SAR ADC	Touch Key	LCD	LED	SPI	others	Status
TM52-F2261	16K	768	32	3-ch		14-ch	43 x 10 1.0~1.5V	30x6 40mA hi-	Yes		Product
TM52-F2264	10K	708	52	5-011	-		adjBias	Sink	105	-	Floduct
TM52-F2260	16K	1280	25	3-ch	_	_	36 x 4 1.0V bias	_	_	_	Product
TM52-F2280	8K	512	32	3-ch	6bit	15-ch	23 x 8	10x4 40mA hi-	Yes		Davalan
TM52-F2284	10	312	32	5-CII	7-ch		1.0~1.5V adjBias	Sink	res		Develop
TM52-F2230	32K	2304	32	3-ch	6bit 7-ch	15-ch		_	Yes	PWM	Develop

P/N	Operation			ut (V <sub>BAT</sub> =3V) up & LVR (	Max. System Clock (Hz)					
<b>F</b> /1 <b>N</b>	Voltage	TK Off LCD Off	TK Off LCD On	TK On LCD Off	TK On LCD On	SXT	SRC	FXT	FRC	
TM52-F2261	2.0~4.2V	0.8uA	1.4uA	1.3uA	1.9uA	32K			4M	
TM52-F2264	2.0~4.2 V	0.8uA	1.4uA	_	_	32 <b>K</b>	_	_	4111	
TM52-F2260	2.0~4.2V	0.7uA	1.0uA	—	_	32K	_		4M	
TM52-F2280	2.0~5.5V	1.0uA	2.5uA	1.5uA	3.0uA	32K	80K	8M	7.4M	
TM52-F2284	2.0~3.3 V	1.0UA	2.JUA	_	_	JZK	AUO	81VI	/.41VI	
TM52-F2230	2.0~5.5V	1.0uA	_	1.5uA	_	32K	80K	8M	7.4M	




# **GENERAL DESCRIPTION**

**TM52**<sub>series</sub> **F2261 and F2264** are versions of a new, fast 8051 architecture for an 8-bit microcontroller single chip with an instruction set fully compatible with industry standard 8051, and retains most 8051 peripheral's functional block. Typically, the **TM52-F2261/64** executes instructions six times faster than the standard 8051 architecture.

The **TM52-F2261/64** provides improved performance, lower cost and fast time-to-market by integrating features on the chip, including 16K Bytes Flash program memory, 768 Bytes SRAM, Low Voltage Reset (LVR), Low Battery Detector (LBD), dual clock power saving operation mode, SPI Interface, 8051 standard UART and Timer0/1/2, adjustable real time clock Timer3, LCD/LED driver, 14 channels Touch Key (F2261 only), Watch Dog Timer and Resistance to Frequency Converter (RFC). Its high reliability and low power consumption feature can be widely applied in consumer and battery appliance products.

# **BLOCK DIAGRAM**





# **FEATURES**

# 1. Standard 8051 Instruction set, fast machine cycle

• Executes instructions six times faster than the standard 8051.

# 2. 16K Bytes Flash Program Memory

- Support "In Circuit Programming" (ICP) or "In System Programming" (ISP) for the Flash code
- Byte Write "In Application Programming" (IAP) mode is convenient as Data EEPROM access
- Code Protection Capability

# 3. Total 768 Bytes SRAM (IRAM + XRAM)

- 256 Bytes IRAM in the 8051 internal data memory area
- 512 Bytes XRAM in the 8051 external data memory area (accessed by MOVX Instruction)

# 4. Three System Clock type Selections

- Fast clock from Internal RC  $(3.75 \text{MHz} @V_{\text{DD}}=3 \text{V})$
- Slow clock from 32768Hz Crystal
- Slow clock from RFC
- System Clock can be divided by 1/2/4/8/16/32/64/128 option
- System Clock output pin (TCO) for EL / IR application

#### 5. 8051 Standard Timer – Timer0 / 1 / 2

- 16-bit Timer0, also supports RFC clock input counting
- 16-bit Timer1, also supports T1O / T1B clock output for Buzzer / IR application
- 16-bit Timer2, also supports T2O clock output for Buzzer / IR application

#### 6. 23-bit Timer3 used for Real Time 32768Hz Crystal counting

- $\pm$  0.5 ppm ~ 61 ppm interrupt rate adjustable
- MSB 8-bit overflow auto-reload
- 0.25 sec, 0.5 sec, 1.0 sec or overflow Interrupt

#### 7. 14-Channel Touch Key (F2261 only)

- 1~4 Key H/W Auto Scan Mode (ATK), Sensitivity Adjustable for each Key
- Interrupt / Wake-up CPU while Key Pressed

#### 8. 8051 Standard UART

• One Wire UART option can be used for ISP or other application

# 9. SPI Interface

- Master or Slave mode selectable
- Programmable transmit bit rate
- Serial clock phase and polarity options
- MSB-first or LSB-first selectable



# 10. 11 Sources, 4-level priority Interrupt

- Timer0 / Timer1 / Timer2 / Timer3 Interrupt
- INT0 / INT1 Falling-Edge / Low-Level Interrupt
- Port1 Pin Change Interrupt
- UART TX/RX Interrupt
- P2.7 (INT2) Interrupt
- Touch Key Interrupt
- SPI Interrupt

#### 11. Pin Interrupt can Wake up CPU from Power-Down (Stop) mode

- P3.2 / P3.3 (INT0 / INT1) Interrupt & Wake-up
- P2.7 (INT2) Interrupt & Wake-up
- Each Port1 pin can be defined as Interrupt & Wake-up pin (by pin change)

# 12. Max. 32 Programmable I/O pins

- CMOS Output
- Pseudo-Open-Drain, or Open-Drain Output
- Schmitt Trigger Input
- Pin Pull-up can be Enabled or Disabled

#### 13. Resistance to Frequency Converter (RFC)

- RFC clock divided by 1/4/16/64 signal can be assigned as Timer0 event count input
- RFC clock can be used as System clock source

#### 14. LCD Controller / Driver

- 1/3 ~ 1/10 Duty
- Max. 10 COM x 43 SEG
- LCD Bias Regulator Output (VL1) = 1.0V ~ 1.5V adjustable (16 steps)
- 1/3 or 1/4 LCD Bias, VL2 / VL3 / VL4 is Voltage Pump by VL1
- Frame Rate: 40~90Hz

#### **15. LED Controller / Driver**


- 1/3 ~ 1/6 Duty (all SEG pins support DC level output)
- Max. 6 COM x 30 SEG
- 40 mA High Sink COM, Active Low
- Active High or Active Low Segment output

#### 16. BandGap Voltage Reference for Low Battery Detection (LBD)

• Detect  $V_{BAT}$  voltage level from 2.5V to 3.0V

# 17. Built-in tiny current LDO Regulator for chip internal power supply $(V_{DD})$

•  $V_{DD}$  voltage level can be set from 1.4V to 1.8V in different mode



#### **18.** Watch Dog Timer based on System Clock

- Running in Fast / Slow Mode, Stop counting in Idle / Stop Mode
- 32K or 64K counts overflow Reset

#### 19. 5 types Reset

- Power on Reset
- Selectable External Pin Reset
- Selectable Watch Dog Reset
- Software Command Reset
- Selectable Battery Low Voltage Reset (when  $V_{BAT} < 1.6V$ )

# **20. 4 Power Operation Modes**

• Fast / Slow / Idle / Stop Mode

# 21. On-chip Debug / ICE interface

- Use P1.2 / P1.3 pin
- Share with ICP programming pin

# 22. Operating Voltage and Current

- V<sub>BAT</sub>=2.0V~4.2V
- 0.6uA LCD Current @V<sub>BAT</sub>=3V
- 0.1uA LVR Current @V<sub>BAT</sub>=3V
- 0.7uA 32K Crystal and System Clock Current @V<sub>DD</sub>=1.5V
- 0.5uA Touch Key Current @ $V_{BAT}$ =3V
- Total 1.9uA Idle mode Current with LCD on, LVR on and TK scan  $@V_{BAT}=3V, V_{DD}=1.5V$


#### 23. Operating Temperature Range

•  $-40^{\circ}C \sim +85^{\circ}C$ 


#### 24. 48 / 64 / 80-pin LQFP Package




# PIN ASSIGNMENT













# **PIN DESCRIPTION**

Name	In/Out	Pin Description
P1.0~P1.7	I/O	Bit-programmable I/O port for Schmitt-trigger input, CMOS push-pull output or "open-drain" output. Pull-up resistors are assignable by software. These pin's level change can interrupt/wake up CPU from Idle/Stop mode.
P3.0~P3.2	I/O	Bit-programmable I/O port for Schmitt-trigger input, CMOS push-pull output or " <b>pseudo open drain</b> " output. Pull-up resistors are assignable by software.
P3.3~P3.7	I/O	Bit-programmable I/O port for Schmitt-trigger input, CMOS push-pull output or "open-drain" output. Pull-up resistors are assignable by software.
P0.0~P0.7 P2.0~P2.6	I/O	Bit-programmable I/O port for Schmitt-trigger input or CMOS push-pull output. Pull-up resistors are assignable by software.
P2.7	I/O	Bit-programmable I/O port for Schmitt-trigger input or "open-drain" output. Pull-up resistor is fix enable.
INT0, INT1	Ι	External low level or falling edge Interrupt input, Idle/Stop mode wake up input
INT2	Ι	External falling edge Interrupt input, Idle / Stop mode wake up input
RXD	I/O	UART Mode0 transmit & receive data, Mode1/2/3 receive data
TXD	I/O	UART Mode0 transmit clock, Mode1/2/3 transmit data. In One Wire UART mode, this pin transmits and receives serial data.
MISO	I/O	SPI data input for Master mode, data output for Slave mode
MOSI	I/O	SPI data output for Master mode, data input for Slave mode
SCK	I/O	SPI clock output for Master or clock input for Slave mode
T0, T1, T2	Ι	Timer0, Timer1, Timer2 event count pin input
T2EX	Ι	Timer2 external trigger input
T1O, T1B	0	Positive and Negative signal pair of Timer1 overflow divided by 2/3/4 output
T2O	0	Timer2 overflow divided by 2/3/4 output
TCO	0	System Clock divided by 1/2/3/4 output
RFC0R~RFC2R	0	RFC resistor connection pin
RFCX	Ι	RFC clock input pin
SEG0~SEG29	0	LCD / LED segment output
SEG30~SEG42	0	LCD segment output
COM0~COM5	0	LCD / LED common output
COM6~COM9	0	LCD common output
VL1	_	LCD Bias Voltage Regulator output, add 1 uF capacitor for this pin to $V_{SS}$
VL2, VL3, VL4	_	LCD Bias Pump Voltage, add 0.1uF capacitor for each pin to V <sub>ss</sub>
CUP1, CUP2	_	Capacitor connection pin for LCD Bias Voltage Pump
VLX	_	Voltage Control for LCD / LED, connect to VBAT in LED Mode; Add 2 Kohm resistor to VL4 in LCD Mode
TK0~TK13	Ι	Touch Key Input
CLD	I/O	Touch Key charge collection capacitor connection pin
RSTn	Ι	External active low reset input, Pull-up resistor is fixed enable
X1, X2	_	32768 Crystal / Resonator oscillator connection for System Clock
VPP	Ι	Flash memory programming high voltage input
VDD	—	LDO Regulator output and internal power supply, add 1 uF capacitor to V <sub>SS</sub>
VBAT, VSS	Р	Power input pin and ground, V <sub>BAT</sub> is the I/O pin power supply

Note1: Digital I/O pins voltage swing from  $V_{SS}$  to  $V_{BAT}$ .



# PIN SUMMERY

Piı	n #			After Re	eset	Inp	out	C	Jutpu	ıt		А	ltern	ative	e Fun	ction
LQF-80	LQF-64	Pin Name	Type	Function	State	Wake up	Ext. Interrupt	CMOS P.P.	P.O.D.	0.D.	LCD	LED	Touch Key	Clock Output	Timer Input	Others
1	-	SEG30/P0.7	I/O	LCD	DL			•			•					
2	_	SEG31/P0.6	I/O	LCD	DL			•			•					
3	_	SEG32/P0.5	I/O	LCD	DL			•			•					
4	_	SEG33/P0.4	I/O	LCD	DL			•			•					
5	1	RFC2R/SEG34/P0.3	I/O	LCD	DL			•			•					RFC
6	2	RFC1R/SEG35/P0.2	I/O	LCD	DL			٠			•					RFC
7	3	RFC0R/SEG36/P0.1	I/O	LCD	DL			•			•					RFC
8	4	RFCX/SEG37/P0.0	I/O	LCD	DL			•			•				•	RFC
9	5	MISO/ <mark>SEG38/P2.6</mark>	I/O	LCD	DL			•			•					SPI
10	6	SCK/ <mark>SEG39/P2.5</mark>	I/O	LCD	DL			•			•					SPI
11	7	MOSI/SEG40/P2.4	I/O	LCD	DL			•			•					SPI
12	8	INT0/SEG41/P3.2	I/O	LCD	DL	•	•	•	•		•					
13	9	RXD/SEG42/P3.0	I/O	LCD	DL			•	•		•					UART
14	10	TXD/TK9/P3.1	I/O	I/O Input	PU			٠	٠				٠			UART
15	11	INT1/TK8/P3.3	I/O	I/O Input	PU	•	•	•		•			•			
16	12	T0/TK7/P3.4	I/O	I/O Input	PU			•		•			•		•	
17	13	T1/T10/TK13/P3.5	I/O	I/O Input	PU			•		•			•	•	•	
18	14	T1B/TK12/P3.6	I/O	I/O Input	PU			•		•			•	•		
19	15	TCO/TK11/P3.7	I/O	I/O Input	PU			•		•			•	•		
20	16	T2/T2O/TK10/P1.0	I/O	I/O Input	PU	•	•	•		•			•	•	•	
21	17	T2EX/TK6/P1.1	I/O	I/O Input	PU	•	•	•		•			•		•	
22	18	TK5/P1.2	I/O	I/O Input	PU	•	•	•		•			•			
23	19	TK4/P1.3	I/O	I/O Input	PU	•	•	•		•			•			
24	20	TK3/P1.4	I/O	I/O Input	PU	•	•	•		•			•			
25	21	TK2/P1.5	I/O	I/O Input	PU	•	•	•		•			٠			
26	22	TK1/P1.6	I/O	I/O Input	PU	•	•	•		•			٠			
27	23	<b>TK0/P1.7</b>	I/O	I/O Input	PU	•	•	•		•			٠			
28	24	CLD	_	_	_								٠			
29	25	VPP/RSTn/INT2/P2.7	I/O	I/O Input	PU	•	•			•						Reset/VPP
30	26	VSS	Р	V <sub>ss</sub>	-											
31	27	X2	_	Crystal	-											Crystal
32	28	X1	_	Crystal	_											Crystal
33	29	VDD	_	V <sub>DD</sub>	_											
34	30	VBAT	Р	V <sub>BAT</sub>	_											



Pi	n #			After Re	eset	Inp	out	C	Jutpu	ıt		А	ltern	ative	Fun	ction
LQF-80	LQF-64	Pin Name	Type	Function	State	Wake up	Ext. Interrupt	CMOS P.P.	P.O.D.	0.D.	LCD	LED	Touch-Key	Clock Output	Timer Input	Others Misc.
35	31	VLX	_	_	_						•					
36	32	VL4	_	LCD	_						•					
36	32	VL3	_	LCD	_						•					
37	33	VL2	_	LCD	_						•					
38	34	VL1	-	LCD	_						•					
39	35	CUP2	_	LCD	_						•					
40	36	CUP1	_	LCD	_						•					
41	-	<b>COM9/P2.0</b>	I/O	LCD	DL			٠			٠					
42	_	COM8/P2.1	I/O	LCD	DL			•			٠					
43	-	<b>COM7/P2.2</b>	I/O	LCD	DL			•			٠					
44	—	COM6/P2.3	I/O	LCD	DL			•			۲					
45	37	COM5	0	LCD	DL						•	•				
46	38	COM4	0	LCD	DL						•	•				
47	39	COM3	0	LCD	DL						•	٠				
48	40	COM2	0	LCD	DL						•	•				
49	41	COM1	0	LCD	DL						•	٠				
50	42	COM0	0	LCD	DL						•	•				
51	43															
~	~	SEG0~SEG5	0	LCD	DL						•	•				
56 57	48															
62	-	SEG6~SEG11	0	LCD	DL						•	•				
63	49															
~ 78	~ 64	SEG12~SEG27	0	LCD	DL						•	•				
79	-	SEG28	0	LCD	DL						•	•				
80	_	SEG29	0	LCD	DL						•	•				
Ľ			-								_	_				

Symbol:

P.P. = CMOS Push-Pull Output

O.D. = Open Drain


P.O.D. = Pseudo Open Drain

PU = Pull up

DL = Drive Low



# **APPLICATION CIRCUIT**





# FUNCTIONAL DESCRIPTION

# 1. CPU Core

In the 8051 architecture, the C programming language is used as a development platform. The **F2261/64** features a fast 8051 core in a highly integrated microcontroller, allowing designers to be able to achieve improved performance compared to a classic 8051 device. TM52 series microcontrollers provide a complete binary code with standard 8051 instruction set compatibility, ensuring an easy migration path to accelerate the development speed of system products. The CPU core includes an ALU, a program status word (PSW), an accumulator (ACC), a B register, a stack point (SP), DPTRs, a program counter, an instruction decoder, and core special function registers (SFRs).

#### **1.1 Accumulator (ACC)**

This register provides one of the operands for most ALU operations. Accumulators are generally referred to as A or Acc and sometimes referred to as Register A. In this document, the accumulator is represented as "A" or "ACC," including the instruction table. The accumulator, as its name suggests, is used as a general register to accumulate the intermediate results of a large number of instructions. The accumulator is the most important and frequently used register to complete arithmetic and logical operations. It holds the intermediate results of most arithmetic and logic operations and assists in data transportation.

SFR E0h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ACC	ACC.7	ACC.6	ACC.5	ACC.4	ACC.3	ACC.2	ACC.1	ACC.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

E0h.7~0 ACC: Accumulator

#### 1.2 B Register (B)

The "B" register is very similar to the ACC and may hold a 1 Byte value. This register provides the second operand for multiply or divide instructions. Otherwise, it may be used as a scratch pad register. The B register is only used by two 8051 instructions, MUL and DIV. When A is to be multiplied or divided by another number, the other number is stored in B. For MUL and DIV instructions, it is necessary that the two operands be in A and B.

SFR F0h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
В	B.7	B.6	B.5	B.4	B.3	B.2	B.1	B.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

F0h.7~0 **B:** B register

# 1.3 Stack Pointer (SP)

The SP register contains the Stack Pointer. The Stack Pointer is used to load the program counter into memory during LCALL and ACALL instructions and is used to retrieve the program counter from memory in RET and RETI instructions. The stack may also be saved or loaded using PUSH and POP instructions, which also increment and decrement the Stack Pointer. The Stack Pointer points to the top location of the stack.



SFR 81h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
SP				S	Р							
R/W		R/W										
Reset	0	0	0	0	0	1	1	1				
	~~ ~ ~	-										

81h.7~0 **SP:** Stack Point

#### **1.4 Dual Data Pointer (DPTRs)**

F2261/64 has two DPTRs, which share the same SFR address. Each DPTR is 16 bits in size and consists of two registers: the DPTR high byte (DPH) and the DPTR low byte (DPL). The DPTR is used for 16bit-address external memory accesses, for offset code byte fetches, and for offset program jumps. Setting the DPSEL control bit allows the program code to switch between the two physical DPTRs.

SFR 82h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
DPL		DPL						
R/W		R/W						
Reset	0	0 0 0 0 0 0 0 0						
90h 7 0	DDL + Data Daint law hyte							

82h.7~0 **DPL:** Data Point low byte

SFR 83h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
DPH		DPH						
R/W		R/W						
Reset	0	0 0 0 0 0 0 0 0						

83h.7~0 **DPH:** Data Point high byte

SFR F8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
AUX1	—	—	—	TKSOC	CLRWDT	CLRTM3	STPRFC	DPSEL
R/W	—	—	—	R/W	R/W	R/W	R/W	R/W
Reset	—	—	—	0	0	0	0	0

F8h.0 **DPSEL:** Active DPTR Select

#### **1.5 Program Status Word (PSW)**

This register contains status information resulting from CPU and ALU operations. The instructions that affect the PSW are listed below.

Instruction		Flag	
Instruction	С	OV	AC
ADD	Х	Х	Х
ADDC	Х	Х	Х
SUBB	Х	Х	Х
MUL	0	Х	
DIV	0	Х	
DA	Х		
RRC	Х		
RLC	Х		
SETB C	1		

Instruction	Flag					
Instruction	С	OV	AC			
CLR C	0					
CPL C	Х					
ANL C, bit	Х					
ANL C, /bit	Х					
ORL C, bit	Х					
ORL C, /bit	Х					
MOV C, bit	Х					
CJNE	Х					

A "0" means the flag is always cleared, a "1" means the flag is always set and an "X" means that the state of the flag depends on the result of the operation.



SFR D0h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PSW	CY	AC	F0	RS1	RS0	OV	F1	Р
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0


D0h.7 **CY:** ALU carry flag

D0h.6 AC: ALU auxiliary carry flag

D0h.5 **F0:** General purpose user-definable flag

- D0h.4~3 **RS1, RS0:** The contents of (RS1, RS0) enable the working register banks as:
  - 00: Bank 0 (00h~07h)
    - 01: Bank 1 (08h~0Fh)
    - 10: Bank 2 (10h~17h)
  - 11: Bank 3 (18h~1Fh)
- D0h.2 **OV:** ALU overflow flag
- D0h.1 **F1:** General purpose user-definable flag
- D0h.0 **P:** Parity flag. Set/cleared by hardware each instruction cycle to indicate odd/even number of "one" bits in the accumulator.

	PSW						
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
CY	CY AC FO RS1 RS0 OV F1 P						





# 2. Memory

# 2.1 Program Memory

The **F2261/64** has a 16K Bytes Flash program memory, which can support In Circuit Programming (ICP), In Application Programming (IAP) and In System Programming (ISP) function modes. The Flash write endurance is at least 50K cycles. The Flash program memory address continuous space (0000h~3FFFh) is partitioned to several sectors for device operation.

# 2.1.1 Program Memory Functional Partition

The last 2 bytes (3FFEh~3FFh) of program memory is defined as chip Configuration Word (CFGW), which is loaded into the device control registers upon power on reset (POR). The address space 3F00h~3FFDh is the IAP free area, while the 0000h~005Fh is occupied by Reset/Interrupt vectors as standard 8051 definition. In the in-circuit emulation (ICE) mode, user also needs to reserve the address space 1D00h~1FFFh for ICE System communication.

_	16K Bytes program memory
0000h	
	Reset/Interrupt Vector
005Fh	
0060h	
	User Code area
1CFFh	
1D00h	
	ICE mode reserve area
1FFFh	
2000h	
	User Code area
3EFFh	
3F00h	
	IAP-Free area
3FFDh	
3FFEh	CFGW
3FFFh	Cl-GW

# 2.1.2 Flash ICP Mode

The Flash memory can be programmed by the tenx proprietary writer (**TWR98/TWR99**), which needs at least four wires (VBAT, VSS, P1.2, and P1.3 pins) to connect to this chip. To shorten the programming time, it is recommended to connect Writer with an additional fifth wire, which is the VPP (P2.7) pin. If the user wants to program the Flash memory on the target circuit board (In Circuit Program, ICP), these pins must be reserved sufficient freedom to be connected to the Writer. More pins connected to Writer ensure more writing efficiency and speed.

Writer wire number	Pin connection
4-Wire	VBAT, VSS, P1.2, P1.3
5-Wire	VBAT, VSS, P1.2, P1.3, VPP
6-Wire	VBAT, VSS, P1.2, P1.3, VPP, P1.0. Note: P1.1 always output Low in this mode



# 2.1.3 Flash IAP Mode

The **F2261/64** has "In Application Program" (IAP) capability, which allows software to read/write data from/to the Flash memory during CPU run time as conveniently as data EEPROM access. The IAP function is byte writable, meaning that the **F2261/64** does not need to erase one Flash page before write. The available IAP data space is 254 Bytes after chip reset, and can be re-defined by the "MVCLOCK" and "IAPALL" control register as shown below.

	16K Bytes Flash Program memory	Flash memory	MVCLOCK	IAPALL	MOVC Accessible	MOVX (IAP) Accessible
0000h			1	Х	No	No
	MOVC-Lock area	0000h~01FFh	0	0	Yes	No
01FFh			0	1	Yes	Yes
0200h	IAP-All area	0200h~3EFFh	Х	0	Yes	No
3EFFh		020011~3EFF11	X	1	Yes	Yes
3F00h	IAP-Free area	3F00h~3FFDh	X	Х	Yes	Yes
3FFEh		2000	Х	0	Yes	No
	CFGW area	3FFEh	X	1	Yes	Yes
3FFFh		3FFFh	X	Х	Yes	No

In IAP mode, the program Flash memory is separated into four sectors: MOVC-Lock area, IAP-All area, IAP-Free area, and CFGW area. These four sectors are regulated differently.

In the **MOVC-Lock area**, IAP read/write is limited by MVCLOCK bit, which can be set to control the accessibility of the MOVC and MOVX instructions to this area. The size of this area is 512 Bytes. The lock function is made to protect the main program code against unconsciously writing Flash memory in IAP mode. Locking or unlocking the function should be performed by the tenx TWR98/99 writing to the CFGW in Flash memory.

The **IAP-All area** is protected by the IAPALL register to prevent IAP mode from writing application data to the program area, resulting in a program code error that cannot be repaired. The size of this area is 15,616 Bytes. Enabling IAPALL requires writing 65h to SFR SWCMD 97h to set the IAPALL control flag. Then, software can use MOVX instructions to write application data to flash memory from 0200h to 3EFFh. If user wants to disable IAPALL function, user can write other values to SFR SWCMD 97h to clear the IAPALL control flag. User must be careful not to overwrite program code which is already resided on the same Flash memory area.

The **IAP-Free area** has no control bit to protect. It can be used to reliably store system application data that needs to be programmed once or periodically during system operation. Other areas of Flash memory can be used to store data, but this area is usually the best. The size of this area is 254 Bytes, equivalent to an EEPROM, and Flash memory can provide byte access to read and write commands. In the past, storage of configuration data required an additional EEPROM or the other storage device. However, this functionality can now be provided by on-chip Flash, reducing the chip count of embedded applications. An external EEPROM or SRAM may not be needed.

The **CFGW area** has 2 data bytes (CFGWH and CFGWL), which is located at the last 2 addresses of Flash memory. The CFGWH is not accessible to IAP, while the CFGWL can be read or written by IAP in case the IAPALL flag is set. CFGWL is copied to the SFR F7h after power on reset, software then



take over CFGWL's control capability by modifying the SFR F7h. The CFGWL is applied in many other TM52 series MCU. However, it is not defined in F2261/64.

Flash <b>3FFFh</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CFGWH	PROT	XRSTE	MVCLOCK	WDTE	_	—	LVRE	_
3FFFh.5	MVCLOCK	K: If 1, the M	OVC & MO	VX instruction	on's accessibi	ility to MOV	C-Lock area	is limited.
SFR <b>97h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SWCMD				IAPALL /	SWRST			
R/W				W				R/W
Reset				—				0
97h.7~0 I	APALL (W	): Write 65h	to set IAPAI	L control fla	g; Write othe	er value to cl	ear IAPALL	flag.
97h 0 <b>I</b>								

97h.0 **IAPALL (R):** Flag indicates Flash memory sectors can be accessed by IAP or not. This bit combines with MVCLOCK to define the accessible IAP area.

#### 2.1.4 IAP Mode Access Routines

Flash IAP write is simply achieved by a "MOVX @DPTR, A" instruction while the DPTR contains the target Flash address (0~3FFEh), and the ACC contains the data being written. Flash IAP writing requires approximately 500uS. Meanwhile, the CPU stays in a waiting state, but all peripheral modules (Timers, LCD, and others) continue running during the writing time. The software must handle the pending interrupts after an IAP write. Flash IAP writing needs slower SYSCLK frequency as well as higher  $V_{DD}$  voltage. User must clear "PWRSAV" control bit to let  $V_{DD}=V_{BAT}$  and  $V_{BAT}>2.8V$ .

Because the Program memory and the IAP data space share the same entity, a Flash IAP read can be performed by the "MOVX A, @DPTR" or "MOVC" instruction as long as the target address points to the 0~3FFFh area. A Flash IAP read does not require extra CPU wait time.

; IAP ex	; IAP example code						
; need V	$V_{\rm DD} > 2.8 { m V}$						
MOV	DPTR, #3F00h	; DPTR=3F00h=target IAP address					
MOV	A, #5Ah	; A=5Ah=target IAP write data					
MOVX	@DPTR, A	; Flash[3F00h]=5Ah, after IAP write					
		; 200µs~500µs H/W writing time, CPU wait					
CLR	А	; A=0					
MOVX	A, @DPTR	; A=5Ah					
CLR	А	; A=0					
MOVC	A, @A+DPTR	; A=5Ah					


#### 2.1.5 Flash ISP Mode

The "In System Programming" (ISP) usage is similar to IAP, except the purpose is to refresh the Program code. User can use UART/SPI or other method to get new Program code from external host, then writes code as the same way as IAP. ISP operation is complicated; basically it needs to assign a Boot code area to the Flash which does not change during the ISP process.



#### 2.2 Data Memory

As the standard 8051, the **F2261/64** has both Internal and External Data Memory space. The Internal Data Memory space consists of 256 Bytes IRAM and 64 SFRs, which are accessible through a rich instruction set. The External Data Memory space consists of 512 Bytes XRAM, LCDRAM and IAP Flash, which can be only accessed by MOVX instruction.



#### 2.2.1 IRAM

IRAM is located in the 8051 internal data memory space. The whole 256 Bytes IRAM are accessible using indirect addressing but only the lower 128 Bytes are accessible using direct addressing. There are four directly addressable register banks (switching by PSW), which occupy IRAM space from 00h to 1Fh. The address 20h to 2Fh 16 Bytes IRAM space is bit-addressable. IRAM can be used as scratch pad registers or program stack.


#### 2.2.2 XRAM

XRAM is located in the 8051 external data memory space (address from FE00h to FFFFh). The 512 Bytes XRAM can be only accessed by "MOVX" instruction.

#### 2.2.3 SFRs

All peripheral functional modules such as I/O ports, Timers and UART operations for the chip are accessed via Special Function Registers (SFRs). These registers occupy upper 128 Bytes of direct Data Memory space locations in the range 80h to FFh. There are 14 bit-addressable SFRs (which means that eight individual bits inside a single byte are addressable), such as ACC, B register, PSW, TCON, SCON, and others. The remaining SFRs are only byte addressable. SFRs provide control and data exchange with the resources and peripherals of the **F2261/64**. The TM52 series of microcontrollers provides complete binary code with standard 8051 instruction set compatibility. Beside the standard 8051 SFRs, the **F2261/64** implements additional SFRs used to configure and access subsystems such as the SPI/LCD, which are unique to the **F2261/64**.






_	8/0	9/1	A/2	B/3	C/4	D/5	E/6	F/7
F8h	AUX1							
F0h	В							
E8h								
E0h	ACC							
D8h	CLKCON							
D0h	PSW							
C8h	T2CON		RCP2L	RCP2H	TL2	TH2		
C0h					ATKCMP0	ATKCMP1	ATKCMP2	ATKCMP3
B8h	IP	IPH	IP1	IP1H	SPCON	SPSTA	SPDAT	
B0h	P3	LCON	LCON2	TM3SEC	TM3DL	TM3DH	TM3RLD	TM3ADJ
A8h	IE	INTE1		ATKDT	TKDL	TKCON	TKCON2	RFCON
A0h	P2		P1MODL	P1MODH	P3MODL	P3MODH	TOCON	VCON
98h	SCON	SBUF						
90h	P1	POOE	PINMODE	P2OE	OPTION	INTFLG	P1WKUP	SWCMD
88h	TCON	TMOD	TL0	TL1	TH0	TH1		
80h	P0	SP	DPL	DPH				PCON



# 3. Power

VBAT pin is the power supply for this chip. It provides voltage source to the built-in tiny current LDO Regulator for chip internal operation. The VDD is the LDO output pin, which needs an external 1uF capacitor connection to  $V_{SS}$  for voltage level stability. The PWRSAV and VSET1/VSET2 SFR bits control the  $V_{DD}$  voltage level. If PWRSAV=0 (chip reset default),  $V_{DD}$  voltage level is the same as  $V_{BAT}$ . If PWRSAV=1, the  $V_{DD}$  voltage level can be switched from  $V_{BAT}*145/300$  to  $V_{BAT}*188/300$  range. The VSET1/VSET2 SFR can set the  $V_{DD}$  voltage level in different operation mode. The lower  $V_{DD}$  voltage level causes lower chip current consumption, but user must also consider the System clock rate. Higher clock rate needs higher  $V_{DD}$  voltage level. User must keep  $1.4V < V_{DD} < 4.2V$  for the device's proper operation. In IAP write mode, user also needs to set  $V_{DD} > 2.8V$ , which means PWRSAV bit must be 0.

The **F2261/64** also has a built-in 1.2V BandGap Voltage Reference for Low Battery Detection (LBD). The Battery voltage is divided by resistor to certain level then compare to the BandGap voltage. User can refer to the  $V_{BAT}$  voltage level for setting the  $V_{DD}$  level by VSET1 or VSET2 SFR. The BandGap and Comparator consume un-neglect current, so user should not use them too often. Since  $V_{BAT}$  voltage level changes very slowly, user can detect it once an hour or once a day to reduce current consumption.



LDO Regulator & Comparator

СМРО	CMPVS							
CMPO	1	2	3	4	5	6		
$3.0V < V_{BAT}$	1	1	1	1	1	1		
$2.9V < V_{BAT} < 3.0V$	1	1	1	1	1	0		
$2.8V < V_{BAT} < 2.9V$	1	1	1	1	0	0		
$2.7V < V_{BAT} < 2.8V$	1	1	1	0	0	0		
$2.6V < V_{BAT} < 2.7V$	1	1	0	0	0	0		
$2.5V < V_{BAT} < 2.6V$	1	0	0	0	0	0		
$V_{BAT} < 2.5 V$	0	0	0	0	0	0		

Comparator	Result	VS VRA	T voltage level
Comparator	result	vs v <sub>BA</sub>	T voltage level



SFR <b>94h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
OPTION	CMPO		CMPVS			WDTPSC	TM3PSC	
R/W	R		R/W		R/W	R/W	R/	W
Reset		0	0	0	0	0	0	1

94h.7 **CMPO:** Compare result of BandGap voltage and V<sub>BAT</sub> voltage divider or VL1. "1" means the V<sub>BAT</sub> divider voltage is higher.

94h.6~4 **CMPVS:** Select V<sub>BAT</sub> resistor divider for Comparator input to compare with the 1.2V reference. 000: Comparator Disable

001: the Comparator input is  $V_{BAT}$ \*12/25

010: the Comparator input is  $V_{BAT}$ \*12/26

011: the Comparator input is  $V_{BAT}$ \*12/27

- 100: the Comparator input is  $V_{BAT}$ \*12/28
- 101: the Comparator input is  $V_{BAT}$ \*12/29
- 110: the Comparator input is  $V_{BAT}$ \*12/30

111: the Comparator input is VL1 LCD Bias Voltage

SFR A7h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
VCON	_	PWRSAV		VSET2			VSET1	
R/W	-	R/W		R/W			R/W	
Reset	-	0	0	1	1	0	1	1

A7h.6 **PWRSAV:** V<sub>DD</sub> voltage control. 0:  $V_{DD} = V_{BAT}$ 1:  $V_{DD} = V_{BAT} * 145/300 \sim V_{BAT} * 188/300$ VSET2: V<sub>DD</sub> voltage setting in Fast/Slow mode while PWRSAV=1. A7h.5~3 000 ~ 010: Invalid 011: V<sub>DD</sub>=V<sub>BAT</sub>\*145/300 in Fast/Slow mode 100: V<sub>DD</sub>=V<sub>BAT</sub>\*156/300 in Fast/Slow mode 101: V<sub>DD</sub>=V<sub>BAT</sub>\*167/300 in Fast/Slow mode 110: V<sub>DD</sub>=V<sub>BAT</sub>\*177/300 in Fast/Slow mode 111: V<sub>DD</sub>=V<sub>BAT</sub>\*188/300 in Fast/Slow mode A7h.2~0 **VSET1:** V<sub>DD</sub> voltage setting in Idle/Stop mode while PWRSAV=1. 000 ~ 010: Invalid 011: V<sub>DD</sub>=V<sub>BAT</sub>\*145/300 in Idle/Stop mode 100: V<sub>DD</sub>=V<sub>BAT</sub>\*156/300 in Idle/Stop mode 101: V<sub>DD</sub>=V<sub>BAT</sub>\*167/300 in Idle/Stop mode 110: V<sub>DD</sub>=V<sub>BAT</sub>\*177/300 in Idle/Stop mode 111: V<sub>DD</sub>=V<sub>BAT</sub>\*188/300 in Idle/Stop mode

*Note:* User must set  $V_{DD} > 1.4V @25^{\circ}C$ ; set  $V_{DD} > 1.5V @-20^{\circ}C$ *Note:* the VCON is stuck at 0x1B (reset default state) in ICE mode.



# 4. Reset

The **F2261/64** has five types of reset methods. The CFGW controls the Reset functionality. The SFRs are returned to their default value after Reset.

#### 4.1 Power on Reset

After Power on Reset, the device stays on Reset state for 8 ms as chip warm up time, then downloads the CFGW register from Flash's last two bytes (Other Reset will not reload the CFGW). The Power on Reset needs both  $V_{BAT}$  and  $V_{DD}$ 's voltage first discharge to near  $V_{SS}$  level, then rise beyond 1.8V.

#### 4.2 External Pin Reset

External Pin Reset is active low. The RSTn pin needs to keep at least 2 FRC clock cycle long to be sampled by the chip. Pin Reset can be disabled or enabled by CFGW.

#### 4.3 Software Reset

Software Reset is activated by writing the SFR 97h with data 56h.

#### 4.4 Watch Dog Timer Reset

WDT overflow Reset is disabled or enable by CFGW. The WDT uses SYSCLK as its counting time base. It runs in Fast / Slow mode and stops in Idle / Stop mode. WDT overflow speed can be defined by WDTPSC SFR. WDT is cleared by device Reset or CLRWDT SFR bit.

#### 4.5 Low Voltage Reset

LVR is disabled or enable by CFGW. If enable, LVR resets the device when  $V_{BAT}$ <1.5V.

Flash <b>3FFFh</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CFGWH	PROT	XRSTE	MVCLOCK	WDTE	—	—	LVRE	—

3FFFh.6 **XRSTE:** Pin Reset enable, 1=enable.

3FFFh.4 WDTE: WDT Reset enable, 1=enable.

3FFFh.1 **LVRE:** Low Voltage Reset enable, 1=enable.

SFR <b>97h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
SWCMD		IAPALL / SWRST									
R/W		W									
Reset				—				0			

97h.7~0 SWRST (W): Write 56h to generate S/W Reset.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
_	_	_	TKSOC	CLRWDT	CLRTM3	STPRFC	DPSEL
_	_	_	R/W	R/W	R/W	R/W	R/W
_	_	_	0	0	0	0	0
	_			TKSOC R/W	TKSOC CLRWDT R/W R/W	TKSOC CLRWDT CLRTM3 R/W R/W R/W	-     -     TKSOC     CLRWDT     CLRTM3     STPRFC       -     -     -     R/W     R/W     R/W

F8h.3 **CLRWDT:** Set to 1 to clear Watch Dog Timer.

SFR <b>94h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
OPTION	CMPO		CMPVS		UART1W	WDTPSC	TM3	SPSC
R/W	R		R/W		R/W	R/W	R/	W
Reset		0	0	0	0	0	0	1

94h.2 **WDTPSC:** WDT Prescaler.

0: WDT overflow at 65536 System clock count

1: WDT overflow at 32768 System clock count




# 5. Clock Circuitry & Operation Mode

# 5.1 System Clock

The **F2261/64** is designed with dual-clock system. During runtime, user can directly switch the System clock from fast to slow or from slow to fast. It also can directly select a clock divider of 1, 2, 4, 8, 16, 32, 64 or 128. The Fast clock is fixed to **FRC** (Fast Internal RC, 3.75MHz at  $V_{DD}$ =3V). The Slow clock can be selected as **SXT** (Slow Crystal, 32KHz) or **RFC** (oscillation with external R and C). Fast mode and Slow mode are defined as the CPU running at Fast and Slow clock speeds.

After Reset,  $V_{DD}=V_{BAT}$  and the device is running at Fast mode with 3.75MHz FRC. If user set the PWRSAV bit,  $V_{DD}$  drops to 1.4V~1.8V, and the FRC clock frequency also reduces with the  $V_{DD}$  voltage level. The lower  $V_{DD}$  level makes the lower FRC frequency. In typical condition, FRC=1.5MHz at  $V_{DD}=1.5V$ .

SXT is the default Slow clock type. Before entering the Slow mode, software must select the Slow clock type in advance. If RFC is used as the Slow clock source, software also has to setup the pin mode and RFC related SFRs in advance. Since Fast clock is useless in Slow mode, software can set the STPFCK bit (after SELFCK=0) to stop Fast clock and reduce chip current consumption.




#### **Clock Structure**

The **CLKCON** SFR controls the System clock operating. H/W automatically blocks the S/W abnormally setting for this register. S/W can only change the Slow Clock type in Fast mode. Never to write both STPFCK=1 & SELFCK=1. It is recommended to write this SFR bit by bit.

SFR D8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CLKCON	SCKTYPE	—	SELFCK	STPPCK	STPFCK		CLKPSC	
R/W	R/W	—	R/W	R/W	R/W	R/W		
Reset	0	_	1	0	0	1	1	1

D8h.7 SCKTYPE: Slow clock Type. This bit can be changed only in Fast mode (SELFCK=1). 0: SXT

1: RFC, S/W must setup RFC oscillating circuitry before set this bit to 1





D8h.5 SELFCK: System clock source selection. This bit can be changed only when STPFCK=0. 0: Slow clock

1: Fast clock

- D8h.4 **STPPCK:** Set 1 to stop UART/Timer0/Timer1/Timer2 clock in Idle mode for current reducing.
- D8h.3 **STPFCK:** Set 1 to stop Fast clock for power saving in Slow/Idle mode. This bit can be changed only in Slow mode.
- D8h.2~0 **CLKPSC:** System clock prescaler.
  - 000: System clock is Fast/Slow clock divided by 128
  - 001: System clock is Fast/Slow clock divided by 64
  - 010: System clock is Fast/Slow clock divided by 32
  - 011: System clock is Fast/Slow clock divided by 16
  - 100: System clock is Fast/Slow clock divided by 8
  - 101: System clock is Fast/Slow clock divided by 4 110: System clock is Fast/Slow clock divided by 2
  - 111: System clock is Fast/Slow clock divided by 1

		CLKCON (D8h)	
SYSCLK	bit7	bit5	bit3
	SCKTYPE	SELFCK	STPFCK
Slow SXT	0	0	0/1
Slow RFC (*1)	1	0	0/1
Fast FRC	0/1	1	0
Slow type change	$0 \leftarrow \rightarrow 1$	1	0
Stop FRC	0/1	0	$0 \rightarrow 1$
Switch to fast FRC	0/1	$0 \rightarrow 1$	0
Switch to slow SRC/RFC	0/1	$1 \rightarrow 0$	0

(\*1) also need RFC related SFRs proper setting

SFR AFh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RFCON	_	SXTGAIN		TORFC	RFCPSC		RFCS	
R/W	_	R/	R/W		R/	W	R/	W
Reset	_	1	1	0	1	1	0	0

AFh.6~5 **SXTGAIN:** 32768 SXT oscillator gain, 3=Highest gain, 0=Lowest gain. Higher gain can shorten the Crystal oscillation warm-up time. Lower gain can reduce oscillation current.


This device can also output the System clock to TCO pin (in CMOS format). TCO's frequency/duty is defined by TCOCON SFR. TCO pin's output enable is defined by P3MOD7 SFR (*see section 7*).

SFR A6h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TOCON	T10	CON		T2OCON		TCOCON		
R/W	R/	W		R/W			R/W	
Reset	0	0	0	0	0	0	0	0

A6h.2~0 **TCOCON:** TCO pin duty and frequency control

000: 1/2 duty, 1/2 SYSCLK frequency 001: 1/3 duty, 1/3 SYSCLK frequency 010: 1/4 duty, 1/4 SYSCLK frequency 011: 1/4 duty, 1/2 SYSCLK frequency 100: 1/2 duty, 1/1 SYSCLK frequency 101: 2/3 duty, 1/3 SYSCLK frequency 110: 3/4 duty, 1/4 SYSCLK frequency 111: 3/4 duty, 1/2 SYSCLK frequency





TCO waveform with TCOCON

# 5.2 Operation Modes

There are four operation modes for this device. **Fast Mode** is defined as the CPU running at Fast clock speed. **Slow Mode** is defined as the CPU running at Slow clock speed. When the System clock speed is lower, the power consumption is lower.

**Idle Mode** is entered by setting the IDL bit in PCON SFR. Both Fast and Slow clock can be set as the System clock source in Idle Mode, but Slow clock is better for power saving. In Idle mode, the CPU puts itself to sleep while the on-chip peripherals stay active. The "STPPCK" bit in CLKCON SFR can be set to furthermore reduce Idle mode current. If STPPCK=1, Timer0/1/2 and UART are stopped in Idle mode. The slower System clock rate also helps current saving. It can be achieved by setup the CLKPSC SFR to divide System clock frequency. Idle mode is terminated by Reset or enabled Interrupts wake up.

**Stop Mode** is entered by setting the PD bit in PCON SFR. This mode is the so-called "Power Down" mode in standard 8051. In Stop mode, all clocks stop. Stop Mode can be terminated by Reset or pin wake up.

SFR 87h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PCON	SMOD	_	—	—	GF1	GF0	PD	IDL
R/W	R/W	_	—	—	R/W	R/W	R/W	R/W
Reset	0		—	—	0	0	0	0
071 1			1		1			

87h.1 **PD:** Power down control bit, set 1 to enter STOP mode.

87h.0 **IDL:** Idle mode control bit, set 1 to enter IDLE mode.

Note: Chip cannot enter Stop Mode if INTn pin is low and wakeup is enable. (INTn=0 and EXn=1, n=0,1,2)



# 6. Interrupt & Wake-up

The **F2261/64** has an 11-source four-level priority interrupt structure. All enabled Interrupts can wake up CPU from Idle mode, but only the Pin Interrupts can wake up CPU from Stop mode. Each interrupt source has its own enable control bit. An interrupt event will set its individual Interrupt Flag, no matter whether its interrupt enable control bit is 0 or 1. The Interrupt vectors and flags are list below.

Vector	Flag	Description
0003	IEO	INT0 external pin Interrupt (can wake up Stop mode)
000B	TF0	Timer0 Interrupt
0013	IE1	INT1 external pin Interrupt (can wake up Stop mode)
001B	TF1	Timer1 Interrupt
0023	RI+TI	Serial Port (UART) Interrupt
002B	TF2+EXF2	Timer2 Interrupt
0033		Reserved for ICE mode use
003B	TF3	Timer3 Interrupt
0043	P1IF	Port1 external pin change Interrupt (can wake up Stop mode)
004B	IE2	INT2 external pin Interrupt (can wake up Stop mode)
0053	TKIF	Touch Key Interrupt (F2261 only)
005B	SPIF+WCOL	SPI Interrupt

#### **Interrupt Vector & Flag**

# 6.1 Interrupt Enable and Priority Control

The IE and INTE1 SFRs decide whether the pending interrupt is serviced by CPU. The P1WKUP SFR controls the individual Port1 pin's wake-up and interrupt capability. The IP, IPH, IP1 and IP1H SFRs decide the interrupt priority. An interrupt will be serviced as long as an interrupt of equal or higher priority is not already being serviced. If an interrupt of equal or higher level priority is being serviced, the new interrupt will wait until it is finished before being serviced. If a lower priority level interrupt is being serviced, it will be stopped and the new interrupt serviced. When the new interrupt is finished, the lower priority level interrupt that was stopped will be completed.

SFR <b>96h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
P1WKUP				P1W	KUP				
R/W		R/W							
Reset	0	0	0	0	0	0	0	0	

96h.7~0 **P1WKUP:** P1.7~P1.0 pin individual Wake-up / Interrupt enable control

0: Disable

1: Enable



SFR A8h	D' -	D1	D'		D'- 2	D'- 2		
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
IE	EA	-	ET2	ES	ET1	EX1	ET0	EX0
R/W	R/W	—	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	_	0	0	0	0	0	0
A8h.7	EA: Global	-						
		all Interrupts						
	1: Each int	errupt is enal	bled or disable	ed by its indi	vidual interr	upt control bi	it	
A8h.5	ET2: Timer	2 interrupt er	nable					
	0: Disable	Timer2 inter	rupt					
	1: Enable 7	Timer2 interr	upt					
A8h.4	ES: Serial P	ort (UART)	interrupt enab	ole				
	0: Disable	Serial Port (I	UART) interr	upt				
			JART) interru	-				
A8h.3	ET1: Timer			1				
1101110		Timer1 inter						
		Timer1 interr						
A8h.2			Interrupt enal	ale and Stop	mode wake i	in enable		
71011.2		-	errupt and Sto	-		ip enuore		
		-	terrupt and S	-	-	n wake un (	PII from St	ton mode no
	matter EA	-	terrupt and b	top mode w	ake up, n ca	in wake up v		top mode no
A8h.1	ET0: Timer		nable					
A011.1		Timer0 inter						
			rupt					
	I · Enable 1	Cimer() interr	unt					
48h 0		Fimer0 interr	-	ala and Stop	modo wako u	n anabla		
A8h.0	EX0: Extern	al INT0 pin	Interrupt enal	-		ıp enable		
A8h.0	<b>EX0:</b> Extern 0: Disable	al INTO pin INTO pin Int	Interrupt enal errupt and Sto	op mode wak	e up	-	<b>PI</b> ↓ from St	ton mode no
A8h.0	<b>EX0:</b> Extern 0: Disable 1: Enable	al INTO pin INTO pin Int INTO pin In	Interrupt enal	op mode wak	e up	-	CPU from St	top mode no
A8h.0	<b>EX0:</b> Extern 0: Disable	al INTO pin INTO pin Int INTO pin In	Interrupt enal errupt and Sto	op mode wak	e up	-	CPU from St	top mode no
A8h.0 SFR <b>A9h</b>	<b>EX0:</b> Extern 0: Disable 1: Enable	al INTO pin INTO pin Int INTO pin In	Interrupt enal errupt and Sto	op mode wak	e up	-	CPU from St Bit 1	top mode no Bit 0
	EX0: Extern 0: Disable 1: Enable matter EA	al INTO pin INTO pin Into INTO pin In is 0 or 1.	Interrupt enal errupt and Sto terrupt and S	op mode wak top mode w	e up ake up, it ca	n wake up (		-
SFR A9h	EX0: Extern 0: Disable 1: Enable matter EA Bit 7	al INTO pin INTO pin Into INTO pin In is 0 or 1.	Interrupt enal errupt and Sto terrupt and S	op mode wak top mode w Bit 4	e up ake up, it ca Bit 3	n wake up ( Bit 2	Bit 1	Bit 0
SFR A9h INTE1	EX0: Extern 0: Disable 1: Enable matter EA Bit 7	al INTO pin INTO pin Into INTO pin In is 0 or 1.	Interrupt enal errupt and Sto terrupt and S	op mode wak top mode w Bit 4 SPIE	e up ake up, it ca Bit 3 TKIE	n wake up ( Bit 2 EX2	Bit 1 P1IE	Bit 0 TM3IE
SFR <b>A9h</b> INTE1 R/W Reset	EX0: Extern 0: Disable 1: Enable matter EA Bit 7 - - -	al INTO pin INTO pin Into INTO pin Into is 0 or 1. Bit 6 — — —	Interrupt enal errupt and Sto terrupt and S Bit 5 — — —	pp mode wak top mode w Bit 4 SPIE R/W	e up ake up, it ca Bit 3 TKIE R/W	n wake up ( Bit 2 EX2 R/W	Bit 1 P1IE R/W	Bit 0 TM3IE R/W
SFR <b>A9h</b> INTE1 R/W	EX0: Extern 0: Disable 1: Enable matter EA Bit 7 - - SPIE: SPI in	al INTO pin INTO pin Int INTO pin Int is 0 or 1. Bit 6 — — — — mterrupt enab	Interrupt enal errupt and Sto terrupt and S Bit 5 — — — — — — — — —	pp mode wak top mode w Bit 4 SPIE R/W	e up ake up, it ca Bit 3 TKIE R/W	n wake up ( Bit 2 EX2 R/W	Bit 1 P1IE R/W	Bit 0 TM3IE R/W
SFR <b>A9h</b> INTE1 R/W Reset	EX0: Extern 0: Disable 1: Enable matter EA Bit 7 - SPIE: SPI in 0: Disable	al INT0 pin INT0 pin Int INT0 pin In is 0 or 1. Bit 6 — — — — — — — — — — — — — — — — — — —	Interrupt enal errupt and Sto terrupt and S Bit 5 — — — — — — — — —	pp mode wak top mode w Bit 4 SPIE R/W	e up ake up, it ca Bit 3 TKIE R/W	n wake up ( Bit 2 EX2 R/W	Bit 1 P1IE R/W	Bit 0 TM3IE R/W
SFR <b>A9h</b> INTE1 R/W Reset A9h.4	EX0: Extern 0: Disable 1: Enable matter EA Bit 7 - SPIE: SPI in 0: Disable 1: Enable S	al INTO pin INTO pin Int INTO pin Int is 0 or 1. Bit 6 — — — nterrupt enab SPI interrupt SPI interrupt	Interrupt enal errupt and Sto terrupt and S Bit 5 — — — — — — — — —	p mode wak top mode w Bit 4 SPIE R/W 0	e up ake up, it ca Bit 3 TKIE R/W	n wake up ( Bit 2 EX2 R/W	Bit 1 P1IE R/W	Bit 0 TM3IE R/W
SFR <b>A9h</b> INTE1 R/W Reset	EX0: Extern 0: Disable 1: Enable matter EA Bit 7 - SPIE: SPI in 0: Disable 1: Enable S TKIE: Touc	al INT0 pin INT0 pin Int INT0 pin Int is 0 or 1. Bit 6 — — — nterrupt enab SPI interrupt SPI interrupt ch Key (F226	Interrupt enal errupt and Sto terrupt and S Bit 5 — — — — — — — — — — — — — — — — — — —	p mode wak top mode w Bit 4 SPIE R/W 0	e up ake up, it ca Bit 3 TKIE R/W	n wake up ( Bit 2 EX2 R/W	Bit 1 P1IE R/W	Bit 0 TM3IE R/W
SFR <b>A9h</b> INTE1 R/W Reset A9h.4	EX0: Extern 0: Disable 1: Enable matter EA Bit 7 - SPIE: SPI in 0: Disable 1: Enable S TKIE: Touc 0: Disable	al INT0 pin INT0 pin Int INT0 pin Int is 0 or 1. Bit 6 — — — — — — — — — — — — — — — — — — —	Interrupt enal errupt and Sto terrupt and S Bit 5 	p mode wak top mode w Bit 4 SPIE R/W 0	e up ake up, it ca Bit 3 TKIE R/W	n wake up ( Bit 2 EX2 R/W	Bit 1 P1IE R/W	Bit 0 TM3IE R/W
SFR <b>A9h</b> INTE1 R/W Reset A9h.4 A9h.3	EX0: Extern 0: Disable 1: Enable matter EA Bit 7 - SPIE: SPI in 0: Disable 1: Enable S TKIE: Touc 0: Disable 1: Enable T	al INT0 pin INT0 pin Int INT0 pin Int is 0 or 1. Bit 6 - - - - - - - - - - - - - - - - - - -	Interrupt enal errupt and Sto terrupt and S Bit 5 — — — — — — — — — — — — — — — — — — —	pp mode wak top mode w Bit 4 SPIE R/W 0	e up ake up, it ca Bit 3 TKIE R/W 0	n wake up ( Bit 2 EX2 R/W 0	Bit 1 P1IE R/W	Bit 0 TM3IE R/W
SFR <b>A9h</b> INTE1 R/W Reset A9h.4	EX0: Extern 0: Disable 1: Enable matter EA Bit 7 - SPIE: SPI in 0: Disable 1: Enable S TKIE: Touc 0: Disable 1: Enable T EX2: Extern	al INT0 pin INT0 pin Int INT0 pin Int is 0 or 1. Bit 6 - - - - - - - - - - - - - - - - - - -	Interrupt enal errupt and Sto terrupt and S Bit 5 — — — — — — — — — — — — — — — — — — —	pp mode wak top mode w Bit 4 SPIE R/W 0	e up ake up, it ca Bit 3 TKIE R/W 0	n wake up ( Bit 2 EX2 R/W 0	Bit 1 P1IE R/W	Bit 0 TM3IE R/W
SFR <b>A9h</b> INTE1 R/W Reset A9h.4 A9h.3	EX0: Extern 0: Disable 1: Enable matter EA Bit 7 - SPIE: SPI in 0: Disable 1: Enable S TKIE: Touc 0: Disable 1: Enable T EX2: Extern 0: Disable	al INT0 pin INT0 pin Int INT0 pin Int is 0 or 1. Bit 6 — — — — — — — — — — — — — — — — — — —	Interrupt enal         errupt and Store         terrupt and Store         terrupt and Store         Bit 5         -	bp mode wak top mode wak Bit 4 SPIE R/W 0 rupt enable	e up ake up, it ca Bit 3 TKIE R/W 0 0	n wake up ( Bit 2 EX2 R/W 0	Bit 1 P1IE R/W 0	Bit 0 TM3IE R/W 0
SFR <b>A9h</b> INTE1 R/W Reset A9h.4 A9h.3	EX0: Extern 0: Disable 1: Enable matter EA Bit 7 	al INT0 pin INT0 pin Int INT0 pin Int is 0 or 1. Bit 6 — — — — — — — — — — — — — — — — — — —	Interrupt enal errupt and Sto terrupt and S Bit 5 — — — — — — — — — — — — — — — — — — —	bp mode wak top mode wak Bit 4 SPIE R/W 0 rupt enable	e up ake up, it ca Bit 3 TKIE R/W 0 0	n wake up ( Bit 2 EX2 R/W 0	Bit 1 P1IE R/W 0	Bit 0 TM3IE R/W 0
SFR <b>A9h</b> INTE1 R/W Reset A9h.4 A9h.3 A9h.2	EX0: Extern 0: Disable 1: Enable matter EA Bit 7 - SPIE: SPI in 0: Disable 1: Enable S TKIE: Touc 0: Disable 1: Enable T EX2: Extern 0: Disable 1: Enable T EX2: Extern 0: Disable	al INT0 pin INT0 pin Int INT0 pin Int is 0 or 1. Bit 6 	Interrupt enal errupt and Sto terrupt and Sto terrupt and S Bit 5 — — — — — — — — — — — — — — — — — — —	pp mode wak top mode wak top mode wak SPIE R/W 0 rupt enable ble and Stop pp mode wak top mode wak	e up ake up, it ca Bit 3 TKIE R/W 0 wode wake u te up ake up, it ca	n wake up ( Bit 2 EX2 R/W 0	Bit 1 P1IE R/W 0	Bit 0 TM3IE R/W 0
SFR <b>A9h</b> INTE1 R/W Reset A9h.4 A9h.3	EX0: Extern 0: Disable 1: Enable matter EA Bit 7 - SPIE: SPI in 0: Disable 1: Enable S TKIE: Touc 0: Disable 1: Enable T EX2: Extern 0: Disable T EX2: E	al INT0 pin INT0 pin Int INT0 pin Int is 0 or 1. Bit 6 	Interrupt enal         errupt and Store         terrupt and Store         terrupt and Store         Bit 5         -	pp mode wak top mode wak top mode wak SPIE R/W 0 rupt enable ble and Stop pp mode wak top mode wak	e up ake up, it ca Bit 3 TKIE R/W 0 wode wake u te up ake up, it ca	n wake up ( Bit 2 EX2 R/W 0	Bit 1 P1IE R/W 0	Bit 0 TM3IE R/W 0
SFR <b>A9h</b> INTE1 R/W Reset A9h.4 A9h.3 A9h.2	EX0: Extern 0: Disable 1: Enable matter EA Bit 7 - SPIE: SPI in 0: Disable 1: Enable S TKIE: Touc 0: Disable 1: Enable T EX2: Extern 0: Disable 1: Enable T EX2: Extern 0: Disable 1: Enable T EX2: Extern 0: Disable 1: Enable T EX2: Extern 0: Disable	al INT0 pin INT0 pin Int INT0 pin Int is 0 or 1. Bit 6 - - - - 	Interrupt enal errupt and Sto terrupt and Sto terrupt and Sto <u>Bit 5</u> — — — — — — — — — — — — — — — — — — —	bp mode wak top mode wak top mode wak SPIE R/W 0 rupt enable ble and Stop bp mode wak top mode wak	e up ake up, it ca Bit 3 TKIE R/W 0 wode wake u te up ake up, it ca	n wake up ( Bit 2 EX2 R/W 0	Bit 1 P1IE R/W 0	Bit 0 TM3IE R/W 0
SFR <b>A9h</b> INTE1 R/W Reset A9h.4 A9h.3 A9h.2	EX0: Extern 0: Disable 1: Enable matter EA Bit 7 - SPIE: SPI in 0: Disable 1: Enable S TKIE: Touc 0: Disable 1: Enable T EX2: Extern 0: Disable 1: Enable 1: Enab	al INT0 pin INT0 pin Int INT0 pin Int is 0 or 1. Bit 6 	Interrupt enal         errupt and Stoterrupt and Stoterrupt and Stoterrupt and Stoterrupt         Bit 5	bp mode wak top mode wak top mode wak SPIE R/W 0 rupt enable ble and Stop bp mode wak top mode wak	e up ake up, it ca Bit 3 TKIE R/W 0 wode wake u te up ake up, it ca	n wake up ( Bit 2 EX2 R/W 0	Bit 1 P1IE R/W 0	Bit 0 TM3IE R/W 0
SFR A9h INTE1 R/W Reset A9h.4 A9h.3	EX0: Extern 0: Disable 1: Enable matter EA Bit 7 - SPIE: SPI in 0: Disable 1: Enable S TKIE: Touc 0: Disable 1: Enable T EX2: Extern 0: Disable 1: Enable 1: Enab	al INT0 pin INT0 pin Int INT0 pin Int is 0 or 1. Bit 6 	Interrupt enal errupt and Sto terrupt and Sto terrupt and S Bit 5 — — — — — — — — — — — — — — — — — — —	bp mode wak top mode wak top mode wak SPIE R/W 0 rupt enable ble and Stop bp mode wak top mode wak	e up ake up, it ca Bit 3 TKIE R/W 0 wode wake u te up ake up, it ca	n wake up ( Bit 2 EX2 R/W 0	Bit 1 P1IE R/W 0	Bit 0 TM3IE R/W 0

0: Disable Timer3 interrupt 1: Enable Timer3 interrupt



SFR <b>B9h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
IPH	_	—	PT2H	PSH	PT1H	PX1H	PT0H	PX0H
R/W		—	R/W	R/W	R/W	R/W	R/W	R/W
Reset		—	0	0	0	0	0	0
SFR B8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
IP	_		PT2	PS	PT1	PX1	PT0	PX0

SLK DOIL	DIL /	DIL U	DIU	DII 4	DII 3	DIL Z	DII I	DIU
IP	_	_	PT2	PS	PT1	PX1	PT0	PX0
R/W	_	_	R/W	R/W	R/W	R/W	R/W	R/W
Reset		_	0	0	0	0	0	0

B9h.5, B8h.5 PT2H, PT2 : Timer2 Interrupt Priority control. (PT2H, PT2)=

Level 3 (highest priority)
Level 2
Level 1
Level 0 (lowest priority)

B9h.4, B8h.4 PSH, PS : Serial Port (UART) Interrupt Priority control. Definition as above.
B9h.3, B8h.3 PT1H, PT1 : Timer1 Interrupt Priority control. Definition as above.
B9h.2, B8h.2 PX1H, PX1 : External INT1 pin Interrupt Priority control. Definition as above.

B9h.1, B8h.1 **PT0H, PT0 :** Timer0 Interrupt Priority control. Definition as above.

B9h.0, B8h.0 **PX0H, PX0 :** External INT0 pin Interrupt Priority control. Definition as above.

SFR <b>BBh</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
IP1H	—	_	_	PSPIH	PTKIH	PX2H	PP1H	PT3H
R/W	_			R/W	R/W	R/W	R/W	R/W
Reset				0	0	0	0	0

SFR BAh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
IP1	—	—	—	PSPI	PTKI	PX2	PP1	PT3
R/W	_	_	_	R/W	R/W	R/W	R/W	R/W
Reset	_	_	_	0	0	0	0	0

BBh.4, BAh.4 **PSPIH, PSPI :** SPI Interrupt Priority control. Definition as above.

BBh.3, BAh.3 **PTKIH, PTKI :** Touch Key Interrupt Priority control. Definition as above. (F2261 only)

BBh.2, BAh.2 **PX2H, PX2 :** External INT2 pin Interrupt Priority control. Definition as above.


BBh.1, BAh.1 **PP1H, PP1 :** Port1 Pin Change Interrupt Priority control. Definition as above.

BBh.0, BAh.0 **PT3H, PT3 :** Timer3 Interrupt Priority control. Definition as above.



#### 6.2 Pin Interrupt

Pin Interrupts include INT0 (P3.2), INT1 (P3.3), INT2 (P2.7) and Port1 Change Interrupt. These pins also have the Stop mode wake up capability. INT0 and INT1 are falling edge or low level triggered as the 8051 standard. INT2 is falling edge triggered, and Port1 Change Interrupt is triggered by any Port1 pin state change.



#### Pin Interrupt & Wake up

SFR 88h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TCON	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
88h.3	IE1: Externa	l Interrupt 1	(INT1 pin) e	dge flag.				
	Set by H/W	when an IN	T1 pin fallin	g edge is det	ected, no mat	ter the EX1 i	s 0 or 1.	
	It is cleared	automatical	ly when the j	program perf	forms the inte	rrupt service	routine.	
88h.2	IT1: Externa	l Interrupt 1	control bit					
	0: Low leve	el active (lev	el triggered)	for INT1 pin	1			
	1: Falling e	dge active (e	dge triggered	d) for INT1 p	oin			
88h.1	IE0: Externa	l Interrupt 0	(INT0 pin) e	dge flag				
	Set by H/W	when an IN	T0 pin fallin	g edge is det	ected, no mat	ter the EX0 i	s 0 or 1.	
	It is cleared	automatical	ly when the j	program perf	forms the inte	rrupt service	routine.	
88h.0	IT0: Externa	l Interrupt 0	control bit					
	0: Low leve	el active (lev	el triggered)	for INT0 pin	1			
	1: Falling e	dge active (e	dge triggered	d) for INT0 p	oin			




SFR <b>95h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTFLG	—	—	_	—	TKIF	IE2	P1IF	TF3
R/W	—			—	R/W	R/W	R/W	R/W
Reset					0	0	0	0
95h.2	IE2: Externa	l Interrupt 2	(INT2 pin) e	dge flag				
95h.1	It is cleared S/W can with P1IF: Port1 Set by H/W P1IE does it It is cleared	automatical rite FBh to IN pin change in 7 when a Por not affect this 1 automatical	ly when the p NTFLG to cle nterrupt flag t1 pin state c s flag's settin	program perf ear this bit. change is det g. program perf	e INT2 pin, n orms the inte ected and its orms the inte	rrupt service interrupt ena	routine. ble bit is set	(P1WKUP).

*Note2:* S/W can write 0 to clear a flag in the INTFLG, but writing 1 has no effect.

#### 6.3 Idle mode Wake up and Interrupt

Idle mode is waked up by enabled Interrupts, which means individual interrupt enable bit (ex: EX0) and EA bit must be both set to 1 to establish Idle mode wake up capability. All enabled Interrupts (Pins, Timers, TK, SPI and UART) can wake up CPU from Idle mode. Upon Idle wake-up, Interrupt service routine is entered immediately. "The first instruction behind IDL (PCON.0) setting" is executed after interrupt service routine return.



EA=EX0=1, Idle mode wake-up and Interrupt by P3.2 (INT0)

SFR 87h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PCON	SMOD	_	—	_	GF1	GF0	PD	IDL
R/W	R/W	_	—	—	R/W	R/W	R/W	R/W
Reset	0		_	_	0	0	0	0

87h.1 **PD:** Power down control bit, set 1 to enter STOP mode.


87h.0 **IDL:** Idle mode control bit, set 1 to enter IDLE mode.

#### 6.4 Stop mode Wake up and Interrupt


Stop mode wake up is simple, as long as the individual pin interrupt enable bit (ex: EX0) is set, the pin wake up capability is asserted. Set EX0/EX1/EX2 can enable INT0/INT1/INT2 pins' Stop mode wake up capability. Set P1WKUP bit 7~0 can enable P1.7~P1.0's Stop mode wake up capability. Upon Stop wake up, "the first instruction behind PD setting (PCON.1)" is executed immediately before Interrupt service. Interrupt entry requires EA=1 (P1WKUP also needs P1IE=1) and trigger state of the pin staying sufficiently long to be observed by the System clock. This feature allows CPU to enter or not enter Interrupt sub-routine after Stop mode wake up.

*Note:* Chip cannot enter Stop Mode if INTn pin is low and wakeup is enable. (INTn=0 and EXn=1, n=0,1,2) *Note4:* It is recommended to place the NX1/NX2 with NOP Instruction in figures below.







EA=EX0=1, P3.2 (INT0) is sampled after warm-up, Stop mode wake-up and Interrupt



EA=P1IE=P1WKUP=1, P1.0 change (not need clock sample), Stop mode wake-up and Interrupt



EA=EX0=EX2=P1WKUP=1, P1IE=0, Stop mode wake-up but not Interrupt. P3.2/P2.7 pulse too narrow



EX0=EX2=P1WKUP=P1IE=1, EA=0, Stop mode wake-up but not Interrupt



# 7. I/O Ports

The F2261/64 has total 32 multi-function I/O pins. All I/O pins follow the standard 8051 "Read-Modify-Write" feature. The instructions that read the SFR rather than the Pin State are the ones that read a port or port bit value, possibly change it, and then rewrite it to the SFR. (ex: ANL P1, A; INC P2; CPL P3.0)

## 7.1 Port1 & Port3

These pins can operate in four different modes as below.

Mode	Port1, Port3 pin functionP3.0~P3.2Others		P1.n / P3.n SFR data	Pin State	Resistor Pull-up	Digital Input
Mode 0	Pseudo	Open Drein	0	Drive Low	Ν	Ν
Niode 0	Open Drain	Open Drain	1	Pull-up	Y	Y
Mode 1	Pseudo	ido On an Dunin		Drive Low	N	Ν
Niode 1	Open Drain	Open Drain	1	Hi-Z	Ν	Y
Mada 2	CMOS	Outout	0	Drive Low	Ν	Ν
Mode 2	CMOS	CMOS Output		Drive High	Ν	Ν
Mode 3	Alternative Function, such as LCD, Touch Key, and Clock output		X (don't care)	_	N	Ν

Port1, Port3 I/O Pin Function Table

If a Port1 or Port3 pin is used for Schmitt-trigger input, S/W must set the I/O pin to Mode0 or Mode1 and set the corresponding Port Data SFR to 1 to disable the pin's output driving circuitry.

Beside I/O port function, each Port1 and Port3 pin has one or more alternative functions, such as Touch Key, LCD and Clock output. Most of the functions are activated by setting the individual pin mode control SFR to Mode3. Port1/Port3 pins also have standard 8051 auxiliary definition such as INT0/1, T0/1/2, or RXD/TXD. These pin functions need to set the pin mode SFR to Mode0 or Mode1 and keep the P1.n / P3.n SFR at 1.

Pin Name	8051	Wake-up	СКО	TK	LCD	Mode3
P1.0	T2	Y	T2O	TK10		T2O
P1.1	T2EX	Y		TK6		TK6
P1.2		Y		TK5		TK5
P1.3		Y		TK4		TK4
P1.4		Y		TK3		TK3
P1.5		Y		TK2		TK2
P1.6		Y		TK1		TK1
P1.7		Y		TK0		TK0
P3.0	RXD				SEG42	SEG42
P3.1	TXD			TK9		TK9
P3.2	INT0	Y			SEG41	SEG41
P3.3	INT1	Y		TK8		TK8
P3.4	T0			TK7		TK7
P3.5	T1		T10	TK13		T10
P3.6			T1B	TK12		T1B
P3.7			TCO	TK11		TCO




Alternative Function	Mode	P1.n / P3.n SFR data	Pin State
T0, T1, T2, T2EX, INT0, INT1	0	1	Input with Pull-up
10, 11, 12, 12EA, IN10, IN11	1	1	Input
RXD, TXD	0	1	Input with Pull-up / Pseudo Open Drain Output
KAD, IAD	1	1	Input / Pseudo Open Drain Output
TCO, T1O, T1B, T2O	3	Х	Clock Output (CMOS Push-Pull)
SEG41, 42	3	Х	LCD Waveform Output
ТК0~ТК9	0	1	Touch Key Idling, Pull-up
1 K0~1 K9	3	Х	Touch Key Scanning
ТК10~ТК13	0	1	Touch Key Idling, Pull-up
1K10~1K15	1	1	Touch Key Scanning

The necessary SFR setting for Port1/Port3 pin's alternative functions is list below.

For tables above, a "CMOS Output" pin means it can sink and drive at least 4mA current. It is not recommended to use such pin as input function.


An "**Open Drain**" pin means it can sink at least 4mA current but only drive a small current (< 20uA). It can be used as input or output function and typically needs an external pull up resistor.

An 8051 standard pin is a "**Pseudo Open Drain**" pin. It can sink at least 4mA current when output is at low level, and drives at least 4mA current for  $1\sim2$  clock cycle when output transits from low to high, then keeps driving a small current (< 20uA) to maintain the pin at high level. It can be used as input or output function.




### P1.0 Pin Structure






P1.4 Pin Structure



#### P3.0 Pin Structure

SFR <b>90h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1	P1.7	P1.6	P1.5	P1.4	P1.3	P1.2	P1.1	P1.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1

90h.7~0 **P1:** Port1 data





SFR B0h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P3	P3.7	P3.6	P3.5	P3.4	P3.3	P3.2	P3.1	P3.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1

B0h.7~0 P3: Port3 data

SFR A2h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1MODL	P1M	OD3	P1M	OD2	P1M	OD1	P1M	OD0
R/W	R/	W	R/	R/W		W	R/	W
Reset	0	0	0	0	0	0	0	0

- A2h.7~6 P1MOD3: P1.3 pin control.
  - 00: Mode0
    - 01: Mode1
    - 10: Mode2
    - 11: Mode3, P1.3 is Touch Key input.

A2h.5~4 **P1MOD2:** P1.2 pin control. 00: Mode0 01: Mode1 10: Mode2 11: Mode3, P1.2 is Touch Key input. A2h.3~2 P1MOD1: P1.1 pin control. 00: Mode0 01: Mode1

- 10: Mode2
- 11: Mode3, P1.1 is Touch Key input.

#### A2h.1~0 P1MOD0: P1.0 pin control.

- 00: Mode0
- 01: Mode1
- 10: Mode2

11: Mode3, P1.0 is "Timer2 overflow divided by 2/3/4" (T2O) CMOS push pull output.

SFR A3h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1MODH	P1M	OD7	P1MOD6		P1MOD5		P1MOD4	
R/W	R/	W	R/	R/W		R/W		W
Reset	0	0	0	0	0	0	0	0

- A3h.7~6 P1MOD7: P1.7 pin control.
  - 00: Mode0
  - 01: Model
  - 10: Mode2

11: Mode3, P1.7 is Touch Key input.

- A3h.5~4 P1MOD6: P1.6 pin control.
  - 00: Mode0
  - 01: Mode1
  - 10: Mode2
  - 11: Mode3, P1.6 is Touch Key input.
- A3h.3~2 **P1MOD5:** P1.5 pin control.
  - 00: Mode0
  - 01: Mode1
  - 10: Mode2
  - 11: Mode3, P1.5 is Touch Key input.
- A3h.1~0 **P1MOD4:** P1.4 pin control.
  - 00: Mode0
  - 01: Mode1
  - 10: Mode2
  - 11: Mode3, P1.4 is Touch Key input.



SFR A4h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P3MODL	P3M	OD3	P3M	IOD2	P3M	IOD1	P3M	OD0
R/W	R/	W	R/	/W	R/W		R/W	
Reset	0	0	1	1	0	0	1	1
A4h.7~6	P3MOD3: P	3.3 pin contr	ol.					
	00: Mode0							
	01: Mode1							
	10: Mode2							
	11: Mode3	, P3.3 is Tou	ch Key input					
A4h.5~4	P3MOD2: P	3.2 pin contr	ol.					
	00: Mode0							
	01: Mode1							
	10: Mode2							
	11: Mode3	, P3.2 is LCE	Segment ou	itput.				
A4h.3~2	P3MOD1: P	3.1 pin contr	ol.					
	00: Mode0							
	01: Mode1							
	10: Mode2							
	11: Mode3	, P3.1 is Tou	ch Key input					
A4h.1~0	P3MOD0: P	3.0 pin contr	ol.					
	00: Mode0							
	01: Mode1							
	10: Mode2							
	11: Mode3	, P3.0 is LCE	Segment ou	itput.				
SFR A5h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P3MODH		OD7	-	OD6		OD5	P3M	OD4

SFR A5h	Bit /	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit I	Bit 0
P3MODH	P3M	OD7	P3M	OD6	P3M	OD5	P3M	OD4
R/W	R/	W	R/	R/W		R/W		W
Reset	0	0	0	0	0	0	0	0

A5h.7~6 **P3MOD7:** P3.7 pin control.

00: Mode0

01: Mode1

10: Mode2

11: Mode3, P3.7 is "SYSCLK divided by 1/2/3/4" (TCO) CMOS push pull output.

A5h.5~4 **P3MOD6:** P3.6 pin control.

- 00: Mode0
- 01: Mode1
- 10: Mode2
- 11: Mode3, P3.6 is "Negative Timer1 overflow divided by 2/3/4" (T1B) CMOS push pull output.
- A5h.3~2 **P3MOD5:** P3.5 pin control.
  - 00: Mode0
  - 01: Mode1
  - 10: Mode2
  - 11: Mode3, P3.5 is "Positive Timer1 overflow divided by 2/3/4" (T1O) CMOS push pull output.
- A5h.1~0 **P3MOD4:** P3.4 pin control.
  - 00: Mode0
  - 01: Mode1
  - 10: Mode2
  - 11: Mode3, P3.4 is Touch Key input.



# 7.2 P2.7

P2.7 can be only used as Schmitt-trigger input or open-drain output, with pull-up resistor always enable. P2.7 pin is shared with RSTn, INT2 and Flash VPP function.

## 7.3 P2.6~P2.0 & Port0

These pins are shared with LCD, RFC and SPI. If a Port0/2 pin is defined as I/O pin, it can be used as CMOS push-pull output or Schmitt-trigger input. The pin's pull up function is enable while SFR bit PxOE.n=0 and Px.n=1.

P2.6~P2.0 / Port0 pin function	P2OE.n / P0OE.n	P2.n / P0.n SFR data	Pin State	Resistor Pull-up	Digital Input
Input	0	0	Hi-Z	Ν	Y
Input	0	1	Pull-up	Y	Y
CMOS Quitaut	1	0	Drive Low	Ν	Ν
CMOS Output	1	1	Drive High	Ν	Ν

Pin Name	Wake-up	RFC	SPI	LCD	Others
P0.0		RFCX		SEG37	
P0.1		RFC0R		SEG36	
P0.2		RFC1R		SEG35	
P0.3		RFC2R		SEG34	
P0.4				SEG33	
P0.5				SEG32	
P0.6				SEG31	
P0.7				SEG30	
P2.0				COM9	
P2.1				COM8	
P2.2				COM7	
P2.3				COM6	
P2.4			MOSI	SEG40	
P2.5			SCK	SEG39	
P2.6			MISO	SEG38	
P2.7	Y				INT2, RSTn, VPP

P2.6~P2.0 & Port0 I/O Pin Function Table


Port0, Port2 multi-function Table

The necessary SFR setting for Port0/Port2 pin's alternative functions is list below.

Alternative Function	P2OE.n / P0OE.n	P2.n / P0.n SFR data	Pin State	other necessary SFR setting
RFCX, RFC0R~RFC2R	0	Х	RFC clock oscillation	PINMODE
MOSI, SCK, MISO	0	0	SPI communication	PINMODE, SPCON
COM6~COM9	0	Х	LCD Waveform Output	LCON
SEG30~SEG40	0	Х	LCD Waveform Output	PINMODE

#### Mode Setting for Port0, Port2 Alternative Function





#### **P0.0 Pin Structure**

SFR 80h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PO	P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1

80h.7~0 **P0:** Port0 data, also controls the P0.n pin's pull-up function. If the P0.n SFR data is "1" and the corresponding POOE.n=0 (input mode), the pull-up is enabled.

SFR A0h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P2	P2.7	P2.6	P2.5	P2.4	P2.3	P2.2	P2.1	P2.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1

A0h.7~0 **P2:** Port2 data, also controls the P2.n pin's pull-up function. If the P2.n SFR data is "1" and the corresponding P2OE.n=0 (input mode), the pull-up is enabled. (P2.7 Pull up is fixed enabled)

SFR <b>91h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
POOE		POOE										
R/W		R/W										
Reset	0	0	0	0	0	0	0	0				
01b 7 0	1 h 7 0 <b>DODE</b> Dorth CMOS Duck Dull output angle control 1-Englis											

91h.7~0 **POOE:** Port0 CMOS Push-Pull output enable control, 1=Enable.

SFR <b>93h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
P2OE	_		P2OE							
R/W	_				R/W					
Reset	_	0	0	0	0	0	0	0		

93h.6~0 P2OE: P2.6~P2.0 pin CMOS Push-Pull output enable control, 1=Enable.



SFR <b>92h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
PINMODE	_	P28	SEG	POF	RFC		POSEG				
R/W	_	R/	W	R/	W		R/W				
Reset	—	1	1	0	0	1	1	1			
92h.6~5	P2SEG: P2.4	SEG: P2.4~P2.6 pin LCD mode control.									
	00: P2.4~P2	2.6 are I/O pi	ins								
	01: P2.4 an	d P2.5 are I/0	O pins, P2.6 i	is LCD Segm	ent pin						
	10: P2.4 is	I/O pin, P2.5	and P2.6 are	LCD Segme	ent pins						
	11: P2.4~P2	2.6 are LCD	Segment pin	S							
92h.4~3	PORFC: PO.	0~P0.3 pin R	FC mode con	ntrol.							
	00: P0.0~P	0.3 are not R	FC pins								
	01: P0.0 an	d P0.1 are R	FC pins, P0.2	2 and P0.3 are	e not RFC pir	18					
	10: P0.0~P	0.2 are RFC	pins, P0.3 is a	not RFC pin							
	11: P0.0~P	0.3 are RFC	pins								
92h.2~0	POSEG: Por	t0 LCD mod	e control.								
	000: P0.0~]	P0.7 are I/O	pins								
	001: P0.0~]	P0.5 are I/O	pins, P0.6~P0	0.7 are LCD	Segment pins						
	010: P0.0~l	P0.4 are I/O	pins, P0.5~P0	0.7 are LCD	Segment pins	1					
	011: P0.0~]	P0.3 are I/O	pins, P0.4~P0	0.7 are LCD	Segment pins						
	100: P0.0~]	P0.2 are I/O	pins, P0.3~P0	0.7 are LCD	Segment pins						
	101: P0.0~]	P0.1 are I/O	pins, P0.2~P0	0.7 are LCD	Segment pins						
	110: P0.0 is	s I/O pin, P0.	1~P0.7 are L	CD Segment	pins						
	111: P0.0~]	P0.7 are LCE	Segment pi	ns							
_											

SFR BCh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SPCON	SPEN	MSTR	CPOL	CPHA	—	LSBF	SPCR	
R/W	R/W	R/W	R/W	R/W	—	R/W	R/W	
Reset	0	0	0	0	_	0	0	0

BCh.7 SPEN: SPI Enable.

0: SPI Disable

1: SPI Enable, P2.4~P2.6 are SPI functional pins.

SFR B1h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
LCON	DSPON	LCDCLK	LCDFMR		LCDBIAS	LCDUTY		
R/W	R/W	R/W	R/	W	R/W	R/W		
Reset	0	0	1	0	0	1	1	1

B1h.2~0 **LCDUTY:** LCD duty control.

000: 1/3 duty, P2.0~P2.3 are I/O pins

001: 1/4 duty, P2.0~P2.3 are I/O pins

010: 1/5 duty, P2.0~P2.3 are I/O pins

011: 1/6 duty, P2.0~P2.3 are I/O pins

100: 1/7 duty, P2.3 is LCD COM pin, P2.0~P2.2 are I/O pins

101: 1/8 duty, P2.2~P2.3 are LCD COM pins, P2.0~P2.1 are I/O pins

110: 1/9 duty, P2.1~P2.3 are LCD COM pins, P2.0 is I/O pin

111: 1/10 duty, P2.0~P2.3 are LCD COM pins



## 8. Timers

Timer0, Timer1 and Timer2 are provided as standard 8051 compatible timer/counter. Timer3 is provided for a real-time clock count. Compare to the traditional 12T 8051, the chip's Timer0/1/2 use 2 System clock cycle as the time base unit. That is, in timer mode, these timers increase at every "2 System clock" rate; in counter mode, T0/T1/T2 pin input pulse must be wider than 2 System clock to be seen by this device. In addition to the standard 8051 timers function, the T1O and T1B pin can output the positive and negative "Timer1 overflow divided by 2/3/4" signal, and the T2O pin can output the "Timer2 overflow divided by 2/3/4" signal. These outputs can be used for Buzzer application. Timer0's extra utility is to supports RFC. The RFC clock divided by 1/4/16/64 signal can replace T0 pin as the Timer0's event count input.

### 8.1 Timer0 / Timer1

TCON and TMOD are used to set the mode of operation and to control the running and interrupt generation of the Timer0/1, with the timer/counter values stored in two pairs of 8-bit registers (TL0, TH0, and TL1, TH1).

SFR <b>88h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TCON	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
88h.7	TF1: Timer1	overflow fla	ıg					
	Set by H/W	when Time	r/Counter 1 o	overflows				
	Cleared by	H/W when C	CPU vectors i	into the inter	rupt service r	outine.		
88h.6	TR1: Timer	l run control						
	0: Timer1 s	stops						
	1: Timer1 r	uns						
88h.5	TF0: Timer(	) overflow fla	ıg					
	Set by H/W	when Time	r/Counter 0 o	verflows				
	Cleared by	H/W when C	CPU vectors i	into the inter	rupt service r	outine.		
88h.4	TR0: Timer	0 run control						
	0: Timer0 s	stops						
	1: Timer0 r	runs						
								1
SFR <b>89h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TMOD	GATE1	CT1N	TM	OD1	GATE0	CT0N	TM	OD0
TMOD R/W	GATE1 R/W	CT1N R/W	TM R/	OD1 W	GATE0 R/W	CT0N R/W	TM R/	OD0 W
TMOD R/W Reset	GATE1 R/W 0	CT1N R/W 0	TM0 R/ 0	OD1	GATE0	CT0N	TM	OD0
TMOD R/W	GATE1 R/W 0 GATE1: Tir	CT1N R/W 0 ner1 gating c	TM R/ 0 ontrol bit	OD1 W 0	GATE0 R/W	CT0N R/W	TM R/	OD0 W
TMOD R/W Reset	GATE1 R/W 0 GATE1: Tir 0: Timer1 e	CT1N R/W 0 mer1 gating c enable when '	TM R/ 0 ontrol bit TR1 bit is set	OD1 W 0	GATE0 R/W 0	CT0N R/W 0	TM R/	OD0 W
TMOD R/W Reset 89h.7	GATE1 R/W 0 GATE1: Tir 0: Timer1 e 1: Timer1 e	CT1N R/W 0 ner1 gating c enable when '	TM0 R/ 0 ontrol bit FR1 bit is set thile the INT	OD1 W 0 1 pin is high	GATE0 R/W	CT0N R/W 0	TM R/	OD0 W
TMOD R/W Reset	GATE1 R/W 0 GATE1: Tir 0: Timer1 e 1: Timer1 e CT1N: Time	CT1N R/W 0 mer1 gating c enable when ' enable only w er1 Counter/7	TM0 R/ 0 ontrol bit FR1 bit is set thile the INT Timer select b	OD1 W 0 1 pin is high pit	GATE0 R/W 0 and TR1 bit	CT0N R/W 0	TM R/	OD0 W
TMOD R/W Reset 89h.7	GATE1 R/W 0 GATE1: Tir 0: Timer1 e 1: Timer1 e CT1N: Time 0: Timer m	CT1N R/W 0 ner1 gating c enable when ' enable only w er1 Counter/1 ode, Timer1	TM0 R/ 0 ontrol bit TR1 bit is set thile the INT Timer select b data increase	OD1 W 0 1 pin is high bit es at 2 Syster	GATE0 R/W 0 and TR1 bit	CT0N R/W 0 is set rate	TM R/	OD0 W
TMOD R/W Reset 89h.7 89h.6	GATE1 R/W 0 GATE1: Tir 0: Timer1 e 1: Timer1 e CT1N: Time 0: Timer m 1: Counter	CT1N R/W 0 ner1 gating c enable when ' enable only w er1 Counter/I ode, Timer1 mode, Timer	TM0 R/ 0 ontrol bit FR1 bit is set thile the INT Timer select to data increase 1 data increa	OD1 W 0 1 pin is high bit es at 2 Syster	GATE0 R/W 0 and TR1 bit	CT0N R/W 0 is set rate	TM R/	OD0 W
TMOD R/W Reset 89h.7	GATE1 R/W 0 GATE1: Tir 0: Timer1 e 1: Timer1 e CT1N: Timer 0: Timer m 1: Counter TMOD1: Ti	CT1N R/W 0 mer1 gating c enable when ' enable only w er1 Counter/T ode, Timer1 mode, Timer mer1 mode s	TM0 R/ 0 ontrol bit FR1 bit is set thile the INT Fimer select the data increase 1 data increase elect	OD1 W 0 1 pin is high bit es at 2 Syster ses at T1 pir	GATE0 R/W 0 and TR1 bit in clock cycle a's negative equivalent	CT0N R/W 0 is set rate	TM R/	OD0 W
TMOD R/W Reset 89h.7 89h.6	GATE1 R/W 0 GATE1: Tir 0: Timer1 e 1: Timer1 e CT1N: Time 0: Timer m 1: Counter TMOD1: Ti 00: 8-bit tir	CT1N R/W 0 ner1 gating c enable when ' enable only w er1 Counter/I ode, Timer1 mode, Timer1 mode, Timer1 mode s ner/counter (	TM0 R/ 0 ontrol bit TR1 bit is set while the INT Timer select b data increase 1 data increase 1 data increa elect TH1) and 5-1	OD1 W 0 1 pin is high bit es at 2 Syster ses at T1 pir	GATE0 R/W 0 and TR1 bit in clock cycle a's negative equivalent	CT0N R/W 0 is set rate	TM R/	OD0 W
TMOD R/W Reset 89h.7 89h.6	GATE1 R/W 0 GATE1: Tir 0: Timer1 e 1: Timer1 e CT1N: Time 0: Timer m 1: Counter TMOD1: Ti 00: 8-bit tir 01: 16-bit t	CT1N R/W 0 ner1 gating c enable when ' enable only w er1 Counter/I ode, Timer1 mode, Timer1 mode, Timer mer1 mode s ner/counter ( imer/counter	TM0 R/ 0 ontrol bit TR1 bit is set /hile the INT Cimer select h data increase 1 data increase 1 data increase 1 data 1 screase 1	OD1 W 0 1 pin is high bit ses at 2 Syster ses at T1 pir bit prescaler	GATE0 R/W 0 and TR1 bit i n clock cycle s negative ed (TL1)	CT0N R/W 0 is set rate dge	TM R/	OD0 W
TMOD R/W Reset 89h.7 89h.6	GATE1 R/W 0 GATE1: Tir 0: Timer1 e 1: Timer1 e CT1N: Time 0: Timer m 1: Counter TMOD1: Ti 00: 8-bit tir 01: 16-bit t	CT1N R/W 0 ner1 gating c enable when ' enable only w er1 Counter/I ode, Timer1 mode, Timer1 mode, Timer1 mode, Timer mer1 mode s ner/counter ( imer/counter tto-reload tim	TM0 R/ 0 ontrol bit TR1 bit is set /hile the INT Cimer select h data increase 1 data increase 1 data increase 1 data 1 screase 1	OD1 W 0 1 pin is high bit ses at 2 Syster ses at T1 pir bit prescaler	GATE0 R/W 0 and TR1 bit in clock cycle a's negative equivalent	CT0N R/W 0 is set rate dge	TM R/	OD0 W



89h.3	<b>GATE0:</b> Timer0 gating control bit 0: Timer0 enable when TR0 bit is set
	1: Timer0 enable only while the INT0 pin is high and TR0 bit is set
89h.2	CT0N: Timer0 Counter/Timer select bit
	0: Timer mode, Timer0 data increases at 2 System clock cycle rate
	1: Counter mode, Timer0 data increases at T0 pin's negative edge
89h.1~0	TMOD0: Timer0 mode select
	00: 8-bit timer/counter (TH0) and 5-bit prescaler (TL0)
	01: 16-bit timer/counter

10: 8-bit auto-reload timer/counter (TL0). Reloaded from TH0 at overflow.

11: TL0 is an 8-bit timer/counter. TH0 is an 8-bit timer/counter using Timer1's TR1 and TF1 bits.

SFR 8Ah	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
TL0		TLO									
R/W				R/	W						
Reset	0	0	0	0	0	0	0	0			

8Ah.7~0 **TL0:** Timer0 data low byte

SFR 8Bh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
TL1		TL1								
R/W		R/W								
Reset	0	0	0	0	0	0	0	0		

8Bh.7~0 **TL1:** Timer1 data low byte

SFR 8Ch	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
TH0		TH0								
R/W		R/W								
Reset	0	0	0	0	0	0	0	0		

8Ch.7~0 **TH0:** Timer0 data high byte

SFR 8Dh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
TH1		TH1								
R/W		R/W								
Reset	0	0	0	0	0	0	0	0		

8Dh.7~0 **TH1:** Timer1 data high byte

SFR AFh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RFCON	_	SXTO	GAIN	TORFC	RFCPSC		RFCS	
R/W	_	R/	W	R/W	RFCPSC R/W		R/	W
Reset		1	1	0	1	1	0	0

AFh.4 **TORFC:** Timer0 Counter mode (CT0N=1) input select 0: T0 (P3.4) pin 1: RFC Clock divided by 1/4/16/64


AFh.3~2 **RFCPSC:** RFC clock divider to Timer0

00: divided by 64

01: divided by 16

10: divided by 4

11: divided by 1





### **8.2 Timer2**

Timer2 is controlled through the TCON2 register with the low and high bytes of Timer/Counter2 stored in TL2 and TH2 and the low and high bytes of the Timer2 reload/capture registers stored in RCAP2L and RCAP2H.

SFR C8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
T2CON	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	CT2N	CPRL2N
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
C8h.7	TF2: Timer2		0					
	Set by H/W by S/W.	when Time	r/Counter 2 o	overflows un	less RCLK=1	or TCLK=1	l. This bit m	ust be cleared
C8h.6	EXF2: T2E2	K interrupt pi	in falling edg	e flag				
		capture or a ared by S/W		used by a neg	gative transition	on on T2EX	pin if EXEN	V2=1. This bit
C8h.5	RCLK: UA	RT receive c	lock control b	oit				
					l port in mod			
	1: Use Tim	er2 overflow	as receive cl	lock for seria	l port in mod	e 1 or 3		
C8h.4	TCLK: UA							
					al port in mo			
				clock for seri	al port in mo	de 1 or 3		
C8h.3	EXEN2: T2	1	e					
	0: T2EX pi				1 .	• , •,•	TODX	
	if RCLK=T		cause a captu	re or reload	when a negat	ive transition	n on 12EX p	oin is detected
C8h.2	TR2: Timer	2 run control						
	0: Timer2 s	-						
	1: Timer2 r							
C8h.1			Fimer select l					
				•	n clock cycle			
				-	n's negative e	dge		
C8h.0		-	re/Reload con					
					s or negative on T2EX pin		-	if EXEN=1.
	-	-	-		-			er2 overflow.
			,	-8-10100 and				

SFR CAh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
RCP2L		RCP2L							
R/W		R/W							
Reset	0	0	0	0	0	0	0	0	

CAh.7~0 **RCP2L:** Timer2 reload/capture data low byte

SFR CBh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
RCP2H		RCP2H								
R/W		R/W								
Reset	0	0 0 0 0 0 0 0 0								
CBh.7~0	CBh.7~0 <b>RCP2H:</b> Timer2 reload/capture data high byte									



SFR CCh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
TL2				TI	_2					
R/W		R/W								
Reset	0	0	0	0	0	0	0	0		
CCh 7~0	CCh $7\sim 0$ TL 2. Timer 2 data low byte									

**TL2:** Timer2 data low byte


SFR CDh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
TH2		TH2							
R/W				R/	W				
Reset	0	0	0	0	0	0	0	0	

CDh.7~0 TH2: Timer2 data high byte

### 8.3 Timer3

The 23-bit wide Timer3 is reloadable for its 8-bit MSB when overflow. Its time base is 32768Hz SXT clock. Timer3 can generate interrupt periodically at different rate, and its counting data can be read out by CPU. However, while CPU clock is switched to FRC or RFC, the clock source of CPU and Timer3 are different, CPU may read a "under changing Timer3 data". User F/W must have some filter mechanism to avoid such kind un-stability. On the contrast, Timer3 interrupt has no ambiguous behavior no matter what the CPU clock source is.

Timer3 can control its counting rate by "TM3ADJ SFR". This feature compensates the 32768 SXT crystal's in-accuracy. While TM3ADJ=0, Timer3 increase its data count normally at each SXT clock cycle. If TM3ADJ is set to positive adjustment, Timer3 increase its data count by 2 in particular SXT cycles, resulting a faster counting rate. If TM3ADJ is set to negative adjustment, Timer3 stop increase in particular SXT cycles, resulting a slower counting rate. The adjustment is 0.477ppm per step, and the total adjustable range is ± 61ppm.



#### **Timer3 Structure**

SFR F8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
AUX1	_	—	—	TKSOC	CLRWDT	CLRTM3	STPRFC	DPSEL
R/W		_	—	R/W	R/W	R/W	R/W	R/W
Reset			_	0	0	0	0	0

F8h.2 CLRTM3: Set 1 to Clear Timer3



SFR <b>94h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
OPTION	CMPO		CMPVS			WDTPSC	TM3	PSC
R/W	R		R/W			R/W	R/	W
Reset	_	0	0	0	0	0	0	1

94h.1~0 **TM3PSC:** Timer3 Interrupt rate

00: Timer3 interrupt occurs when 23 bit count data overflow

01: Timer3 interrupt is 1.0 second rate (32768 SXT cycles)

10: Timer3 interrupt is 0.5 second rate (16384 SXT cycles)

11: Timer3 interrupt is 0.25 second rate (8192 SXT cycles)

SFR <b>95h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTFLG	_	—	—	—	TKIF	IE2	P1IF	TF3
R/W			—	—	R/W	R/W	R/W	R/W
Reset			_	_	0	0	0	0

95h.0 **TF3:** Timer3 Interrupt Flag

Set by H/W when Timer3 reaches TM3PSC setting cycles. Cleared automatically when the program performs the interrupt service routine. S/W can write FEh to INTFLG to clear this bit. (*Note2*)

SFR B3h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
TM3SEC		TM3SEC								
R/W		R								
Reset	-	—	_	—	_	_	-	—		
D2h7 0	D2h 7 0 TM2SEC: Timer? count data hit 22, 15									

B3h.7~0 TM3SEC: Timer3 count data bit 22~15

SFR B4h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
TM3DL		TM3DL								
R/W		R								
Reset	_	-	—	—		-		—		

B4h.7~0 **TM3DL:** Timer3 count data bit 7~0

SFR <b>B5h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TM3DH	_		TM3DH					
R/W	_				R			
Reset	_	_	-	-	_	_	-	-

B5h.6~0 TM3DH: Timer3 count data bit 14~8

SFR B6h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
TM3RLD		TM3RLD								
R/W		R/W								
Reset	0	0	0	0	0	0	0	0		

B6h.7~0 **TM3RLD:** Timer3 overflow reload data for Timer3 bit 22~15 (TM3SEC)

SFR B7h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
TM3ADJ	TM3ADJS		TM3ADJ						
R/W	R/W		R/W						
Reset	0	0	0	0	0	0	0	0	

B7h.7 TM3ADJS: Timer3 adjustment sign

0: Timer3 positive adjust, to increase Timer3 counting rate

1: Timer3 negative adjust, to decrease Timer3 counting rate


B7h.6~0 **TM3ADJ:** Timer3 adjust magnitude, 0.477 ppm per LSB.

The adjustment is calculated as  $\pm$ TM3ADJ\*0.477ppm. The total adjustable range is  $\pm$  61ppm.




## 8.4 T1O, T1B and T2O output Control

This device can generate various frequency or duty cycle waveform output (in CMOS push pull format) for Buzzer or Remote IR control application. The T1O, T1B and T2O waveform is derived by Timer1 / Timer2 overflow signal. User can control their frequency by Timers auto reload value, as well as set their duty cycle by TOCON SFR. The pin output function is enabled by setting the P3MODH SFR to Mode3 for each pin (*see Section 7*).



T1O, T1B waveform with T1OCON



#### T2O waveform with T2OCON

SFR A6h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TOCON	T10	CON		T2OCON TCOCON				
R/W	R/	W		R/W R/W				
Reset	0	0	0	0	0	0 0 0		

A6h.7~6 T1OCON: T1O pin duty and frequency control 00: 1/2 duty, 1/2 Timer1 overflow frequency 01: 1/3 duty, 1/3 Timer1 overflow frequency 10: 1/4 duty, 1/4 Timer1 overflow frequency COON: T2O pin duty and frequency control 000: 1/2 duty, 1/2 Timer2 overflow frequency 001: 1/3 duty, 1/3 Timer2 overflow frequency 010: 1/4 duty, 1/4 Timer2 overflow frequency 101: 2/3 duty, 1/3 Timer2 overflow frequency 101: 3/4 duty, 1/4 Timer2 overflow frequency 110: 3/4 duty, 1/4 Timer2 overflow frequency

*Note6:* also refer to Section 6 for more information about Timer0/1/2/3 Interrupt enable and priority.



# 9. UART

The UART uses SCON and SBUF SFRs. SCON is the control register, SBUF is the data register. Data is written to SBUF for transmission and SBUF is read to obtain received data. The received data and transmitted data registers are completely independent. In addition to standard 8051's full duplex mode, this chip also provides one wire mode. If the UART1W bit is set, both transmit and receive data use P3.1 pin.

SFR 87h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PCON	SMOD	_	—	_	GF1	GF0	PD	IDL
R/W	R/W	_	_	_	R/W	R/W	R/W	R/W
Reset	0		_		0	0	0	0

87h.7 **SMOD:** UART double baud rate control bit

0: Disable UART double baud rate

1: Enable UART double baud rate

SFR <b>94h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
OPTION	CMPO	CMPVS			UART1W	WDTPSC	TM3	SPSC
R/W	R		R/W		R/W	R/W	R/	W
Reset	_	0	0	0	0	0	0	1

94h.3 UART1W: One wire UART mode enable, both TXD/RXD use P3.1 pin

0: Disable one wire UART mode

1: Enable one wire UART mode

SFR 98h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
SCON	SM0	SM1	SM2	REN	TB8	RB8	TI	RI			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Reset	0	0	0	0	0	0	0	0			
98h.7~6	SM0,SM1: 5	Serial port m	ode select bit	0,1							
	00: Mode0: 8 bit shift register, Baud Rate = $F_{SYSCLK} / 2$										
	01: Mode1: 8 bit UART, Baud Rate is variable										
	10: Mode2: 9 bit UART, Baud Rate = $F_{SYSCLK}$ / 32 or / 64										
	11: Mode3: 9 bit UART, Baud Rate is variable										
98h.5	SM2: Serial port mode select bit 2										
	SM2 enables multiprocessor communication over a single serial line and modifies the above as follows. In Modes 2 & 3, if SM2 is set then the received interrupt will not be generated if the received ninth data bit is 0. In Mode 1, the received interrupt will not be generated unless a valid stop bit is received. In Mode 0, SM2 should be 0.										
98h.4	REN: UART	Γ reception e	nable								
	0: Disable 1	reception									
	1: Enable re	eception									
98h.3	TB8: Transn	nit Bit 8, the	ninth bit to b	e transmitted	in Mode 2 a	nd 3					
98h.2	<b>RB8:</b> Receiv if SM2=0	e Bit 8, cont	ains the ninth	ı bit that was	received in N	Mode 2 and 3	or the stop b	oit in Mode 1			
98h.1	•	-	f the eighth b	oit in Mode (	, or at the be	ginning of th	e stop bit in	other modes.			
98h.0	RI: Receive	interrupt flag	5								
	•	at the end of the st be cleared	-	bit in Mode	0, or at the s	sampling poi	nt of the stop	bit in other			



SFR <b>99h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
SBUF		SBUF							
R/W		R/W							
Reset	_	_	_	-	-	-	-	-	

<sup>99</sup>h.7~0 **SBUF:** UART transmit and receive data. Transmit data is written to this location and receive data is read from this location, but the paths are independent.

 $F_{\text{SYSCLK}}$  denotes System clock frequency, the UART baud rate is calculated as below.


- Mode 0: Baud Rate =  $F_{SYSCLK} / 2$
- Mode 1, 3: if using Timer1 auto reload mode Baud Rate = (SMOD + 1) x F<sub>SYSCLK</sub> / (32 x 2 x (256 – TH1))
- Mode 1, 3: if using Timer2 Baud Rate = Timer2 overflow rate / 16 = F<sub>SYSCLK</sub> / (32 x (65536 – RCP2H, RCP2L))
- Mode 2: Baud Rate = (SMOD + 1) x F<sub>SYSCLK</sub> / 64

*Note6:* also refer to Section 6 for more information about UART Interrupt enable and priority. *Note8:* also refer to Section 8 for more information about how Timer2 controls UART clock.



# **10. Resistance to Frequency Converter (RFC)**

The RFC module can build the RC oscillation circuitry with RFCX pin and RFC0R, RFC1R or RFC2R pins. Only one RC oscillation circuitry is active at a time. There are 2 methods to measure the RFC clock frequency. One is to set the RFC as the Timer0 Counter mode input, the other one is to set RFC as the SYSCLK and assign Timer0, 1 or 2 running with timer mode. Since Timer3's clock source is the precise 32768 SXT, compare the Timer which running by RFC with Timer3's data/interrupt, user can derive the RFC frequency.



**RFC Structure** 

SFR AFh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
RFCON	—	SXT	GAIN	TORFC	RFC	CPSC	RF	CS	
R/W	—	R	W	R/W	R/	W	R/	W	
Reset	_	1	1	0	1	1	0	0	
AFh.4	TORFC: Tin	ner0 Counter	mode (CT0)	N=1) input se	lect				
	0: T0 (P3.4								
	1: RFC Clo	RFC Clock divided by 1/4/16/64							
AFh.3~2	RFCPSC: R	FCPSC: RFC clock divider to Timer0							
	00: divided	00: divided by 64							
	01: divided	by 16							
	10: divided	by 4							
	11: divided	by 1							
AFh.1~0	RFCS: Selec	et RFC conv	ert channel.						
	00: RFC0R	(P0.1)							
	01: RFC1R	(P0.2)							
	10: RFC2R	(P0.3)							
-								_	

SFR F8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
AUX1	_	_	—	TKSOC	CLRWDT	CLRTM3	STPRFC	DPSEL
R/W	-	_	—	R/W	R/W	R/W	R/W	R/W
Reset		_	_	0	0	0	0	0

F8h.1 **STPRFC:** Set 1 to stop RFC clock oscillating



SFR D8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CLKCON	SCKTYPE	_	SELFCK	STPPCK	STPFCK		CLKPSC	
R/W	R/W		R/W	R/W	R/W	R/W		
Reset	0	_	1	0	0	1	1	1

D8h.7 **SCKTYPE:** Slow clock Type. This bit can be changed only in Fast mode (SELFCK=1). Software must setup RFC oscillating circuitry before set this bit to 1.

0: SXT

1: RFC

SFR <b>92h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PINMODE	_	P25	SEG	PORFC POSEG				
R/W	_	R/	W	R/W		R/W		
Reset	_	1	1	0	0	1	1	1

92h.4~3 **PORFC:** P0.0~P0.3 pin RFC mode control.

00: P0.0~P0.3 are not RFC pins

01: P0.0 and P0.1 are RFC pins, P0.2 and P0.3 are not RFC pins

10: P0.0~P0.2 are RFC pins, P0.3 is not RFC pin


11: P0.0~P0.3 are RFC pins

*Note5:* POSEG has higher priority than PORFC, S/W must disable the pin's LCD mode for RFC function.



# 11. LCD Driver

The LCD Driver is capable of driving the LCD panel with max 430 dots by 10 Commons and 43 Segments. The VL1 LCD Bias voltage is a Regulator output with level control by LCDBV SFR. The VL2, VL3 and VL4 voltage level is pumped from VL1. So VL2=2\*VL1, VL3=3\*VL1 and VL4=4\*VL1. VL4 is only used in 1/4 Bias mode. In 1/3 Bias mode, VL4 needs to be tied to VL3. The LCD Clock can be driven by SXT or FRC. If SXT is the clock source, the LCD Frame rate ranges from 43Hz to 98Hz depends on LCD Duty and LCDFRM. If FRC is the LCD clock source, the V<sub>DD</sub> voltage level would affect the FRC frequency and LCD Frame rate. The LCDRAM is located in the 8051's External Data Memory space, addressing from F000h to F06Ah.



LUD	DIIVU	Suuciaic	

LCD Frame		LCDFMR (S	FR B1h.5~4)	
Rate (Hz)	00	01	10	11
1/3 Duty	57	68	85	98
1/4 Duty	43	51	64	73
1/5 Duty	46	59	68	82
1/6 Duty	57	68	85	98
1/7 Duty	49	59	73	84
1/8 Duty	43	51	64	73
1/9 Duty	51	65	76	91
1/10 Duty	46	59	68	82

LCD Frame Rate when LCDCLK = SXT

*Note3:* also refer to Section 3 for more information about VL1 compare with BandGap reference voltage *Note7:* also refer to Section 7 for more information about LCD pins share with I/O pins



	D: 7	D'4 (	D'4 5	D:44	D'/ 2	D:4 0	D'4 1	D'4 0			
SFR <b>B1h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
LCON	DSPON	LCDCLK	LCD		LCDBIAS		LCDUTY				
R/W Reset	R/W 0	R/W 0	1 K/	W 0	R/W 0	1	R/W	1			
		ţ	-		0	1	1	1			
B1h.7	DSPON: LC		play enable c	ontrol							
	0: LCD / L 1: LCD / L										
D11 C											
B1h.6	LCDCLK:	LCD / LED (	clock source								
	0: SXT 1: FRC/64										
D11 5 4	LCDFMR: LCD / LED Frame rate control. If LCDCLK=0, SXT is the LCD clock source, the										
B1h.5~4					LCDCLK=0, e. If LCDCLK						
					n with $V_{DD}$ vol	· ·	Uvides LCD	CIOCK SOURCE,			
B1h.3	LCDBIAS:		-	ine y variation							
DTHIS	0: 1/3 Bias										
	1: 1/4 Bias										
B1h.2~0	LCDUTY: I	CCD / LED d	luty control								
	000: 1/3 duty, P2.0~P2.3 are I/O pins										
		•	3 are I/O pins								
		-	3 are I/O pins								
	011: 1/6 du	ity, P2.0~P2.	3 are I/O pins	5							
	100: 1/7 du	ty, P2.3 is L	CD COM pin	n, P2.0~P2.2	are I/O pins						
	101: 1/8 du	ty, P2.2~P2.	3 are LCD C	OM pins, P2	.0~P2.1 are I/	O pins					
	110: 1/9 du	ty, P2.1~P2.	3 are LCD C	OM pins, P2	.0 is I/O pin						
	111: 1/10 d	luty, P2.0~P2	2.3 are LCD (	COM pins							
	1		1		1 1						
SFR B2h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
LCON2	_	_	LEDMODE	LEDPL			DBV				
R/W	_	_	R/W 0	R/W	0	0 K/	/W 0	1			
Reset			÷		÷	0	0	1			
B2h.5	0: LCD mo		mode select	for COM at	nd SEG pins						
	1: LED mo										
B2h.3~0	LCDBV: LC		o VI 1 Rice V	Voltago lovo	l control						
D211.3~U		=V <sub>BAT</sub> *22/66		voltage leve							
		$= V_{BAT} + 22/60$ $= V_{BAT} + 23/66$									
		- VBAT 23/00									

0001: VL1= $V_{BAT}$ \*23/66 0010: VL1= $V_{BAT}$ \*24/66 0011: VL1= $V_{BAT}$ \*25/66 0100: VL1= $V_{BAT}$ \*26/66 0101: VL1= $V_{BAT}$ \*27/66 0110: VL1= $V_{BAT}$ \*28/66 0111: VL1= $V_{BAT}$ \*29/66 1000: VL1= $V_{BAT}$ \*30/66 1001: VL1= $V_{BAT}$ \*31/66 1010: VL1= $V_{BAT}$ \*32/66 1011: VL1= $V_{BAT}$ \*33/66 1100: VL1= $V_{BAT}$ \*33/66 1100: VL1= $V_{BAT}$ \*35/66 1110: VL1= $V_{BAT}$ \*36/66 1111: VL1= $V_{BAT}$ \*37/66




	COM9	COM8
Adr	bit1	bit0
F040	SEG0	SEG0
F041	SEG1	SEG1
F042	SEG2	SEG2
F043	SEG3	SEG3
F044	SEG4	SEG4
F045	SEG5	SEG5
F046		SEG6
F047	SEG7	SEG7
	SEG8	SEG8
	SEG9	SEG9
	SEG10	SEG10
F04B		SEG11
F04C	SEG12	SEG12
F04D	SEG13	SEG13
F04E	SEG14	SEG14
F04F	SEG15	SEG15
F050	SEG16	SEG16
F051	SEG17	SEG17
F052	SEG18	SEG18
F053	SEG19	SEG19
F054	SEG20	SEG20
F055	SEG21	SEG21
F056	SEG22	SEG22
F057	SEG23	SEG23
F058	SEG24	SEG24
F059	SEG25	SEG25
F05A	SEG26	SEG26
F05B	SEG27	SEG27
F05C	SEG28	SEG28
F05D	SEG29	SEG29
F05E	SEG30	SEG30
F05F	SEG31	SEG31
F060	SEG32	SEG32
F061	SEG33	SEG33
F062	SEG34	SEG34
F063	SEG35	SEG35
F064	SEG36	SEG36
F065	SEG37	SEG37
F066	SEG38	SEG38
F067	SEG39	SEG39
F068	SEG40	SEG40
F069	SEG41	SEG41
F06A	SEG42	SEG42

### LCD RAM (External Memory)


COM7	COM6	COM5		COM3	COM2	COM1	COM0	
bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	Adr
SEG0	F000							
SEG1	F001							
SEG2	F002							
SEG3	F003							
SEG4	F004							
SEG5	F005							
SEG6	F006							
SEG7	F007							
SEG8	F008							
SEG9	F009							
SEG10	F00A							
SEG11		SEG11						
SEG12		SEG12						
SEG13		SEG13						
SEG14	FOOE							
SEG15		SEG15						
SEG16		SEG16						
SEG17		SEG17						
		SEG18						
		SEG19						
SEG20		SEG20						
SEG21	SEG21	SEG21						
SEG22	SEG22			SEG22				
SEG23	SEG23			SEG23				F017
SEG24	SEG24			SEG24				
SEG25	SEG25			SEG25				
SEG26		SEG26						
SEG27	SEG27			SEG27				
SEG28				SEG28				
SEG29				SEG29				
		SEG30						
		SEG31						
		SEG32						
		SEG33						
		SEG34						
SEG35	F023							
SEG36								
SEG37	F025							
SEG38	F026							
SEG39	F027							
SEG40	F028							
SEG41	F029							
SEG42	F02A							





LCD Waveform, 1/3 Bias, 1/4 Duty, (VLCD = 3\*VL1)





LCD Waveform, 1/4 Bias, 1/8 Duty, (VLCD = 4\*VL1)



# 12. LED Driver

If the LED mode option LEDMODE (B2h.5) is set, the device will switch the LCD driver to the LED driver. The device provides 30 Segment pins (SEG0~SEG29) and 6 Common pins (COM0~COM5) to drive a LED module with 180 pixels. Each COM pin can sink 40mA current when  $V_{BAT}$ =3V. For LED application, the COM pin is designated as active low with dead time control. The Segment pin can be defined as active high or active low by LEDPL SFR. The LED and LCD module share the same LCD RAM and several common SFR as below.

The device support LED Segment for DC output. In such application, user fill the LCDRAM SEG bit with same data. For example, write 0xF001 with 0x00 for SEG1's low level output; write 0xF009 with 0xFF for SEG9's high level output.

SFR B1h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
LCON	DSPON	LCDCLK	LCD	FMR	LCDBIAS	LCDUTY				
R/W	R/W	R/W	R/W		R/W	R/W				
Reset	0	0	1	0	0	1	1	1		
B1h.7	B1h.7 <b>DSPON:</b> LCD / LED display enable control									
	0: LCD / LED disable									

1: LCD / LED enable

- B1h.6 LCDCLK: LCD / LED clock source 0: SXT 1: FRC/64
- B1h.5~4 **LCDFMR:** LCD / LED Frame rate control. If LCDCLK=0, SXT is the LCD clock source, the accurate LCD frame rate is listed in the table above. If LCDCLK=1, FRC provides LCD clock source, user should consider the FRC's frequency variation with V<sub>DD</sub> voltage.
- B1h.2~0 LCDUTY: LCD / LED duty control (LED mode only supports 1/3~1/6 duty)
  - 000: 1/3 duty, P2.0~P2.3 are I/O pins
  - 001: 1/4 duty, P2.0~P2.3 are I/O pins
  - 010: 1/5 duty, P2.0~P2.3 are I/O pins
  - 011: 1/6 duty, P2.0~P2.3 are I/O pins

SFR B2h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
LCON2	_	_	LEDMODE	LEDPL	LCDBV			
R/W	_	_	R/W	R/W	R/W			
Reset	_		0	1	0	0	0	1

B2h.5 **LEDMODE:** LCD / LED mode select for COM and SEG pins

0: LCD mode

1: LED mode


- B2h.4 **LEDPL:** LED Polarity
  - 0: LED Segment Active Low

1: LED Segment Active High



# 13. Touch Key (F2261 only)

The Touch Key offers an easy, simple and reliable method to implement finger touch detection. During the key scan operation, it only requires an external capacitor component on CLD pin. The device support 14 channels touch key detection with S/W manual mode and H/W Auto Mode (ATK). Only one mode can be active at a time.



**Touch Key Structure** 

To use the Touch Key, user must setup the Pin Mode (*see Section 7*) correctly as below table. Setting Mode0 for an Idling Touch Key pin can pull up the pin and reduce the mutual interference between the adjacent keys. While a TK pin is under scanning, user must set the pin to Mode1 or Mode3 to disable the pull up resistor. For TK10~TK13, Mode3 is defined as Clock output function, user should choose Mode1 when TK10~TK13 is under scanning.

P1MODx / P3MODx setting for Touch Key	TK0~TK3	TK4~TK9	TK10~TK13
Pin is not Touch Key	Mode0/1/2	Mode0/1/2	Mode0/1/2/3
Pin is Touch Key, Idling	Mode0/3	Mode0/3	Mode0
Pin is Touch Key, S/W Scanning	Mode3	Mode3	Mode1
Pin is Touch Key, H/W Auto Scan (ATK)	Mode3	—	—

# S/W Manual Mode Touch Key Detection

All Touch Key (TK0~TK13) can be used for S/W manual mode. To start the S/W mode, user assigns TKAUTO=0 and TKPD=0, then set the TKSOC bit to start touch key conversion, the TKSOC bit can be automatically cleared while end of conversion. However, if the SYSCLK is too slow, H/W might fail to clear TKSOC due to clock sampling rate. TKEOC=0 means conversion is in process. TKEOC=1 means the conversion is finish, and the touch key counting result is stored into the 10 bits TK Data Counter TKDH and TKDL. The larger TK pin capacitance is, the smaller TK data counter is. After TKEOC=1, user must wait at least 10 us for next conversion. If TKOVF=1, means the conversion transaction exceeds period time. Reduce/Increase TKTMR can reduce/increase TK Data Count to adapt the system board circumstances.





The Touch Key unit has an internal built-in reference capacitor to simulate the KEY behavior. Set TKCHS=15 and start the S/W scan mode can get the TK Data Count of this capacitor. Since the internal capacitor would not be affected by water or mobile phone, it is useful for comparing the environment background noise.

### H/W Auto Touch Key Detection (ATK)

Only TK0~TK3 are eligible for H/W auto mode. This function can work in Fast/Slow/Idle mode and save the S/W effort as well as minimize the chip current consumption. To use this function, user need to set TKAUTO=1 to enable H/W fully control the TK unit. H/W then automatically detects the TK0~TK3's TK Data Count at every 62ms or 125ms rate. If a Key's TK Data Count is less than the pre-set compare threshold (ATKCMP0~3), H/W generates interrupt and wake up CPU. User can switch the TK module back to S/W Manual Mode after the TK interrupt and identify/confirm the Key touch event.

SFR ADh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
TKCON	TKPD		TKTMR		TKCHS						
R/W	R/W		R/W			R/	W				
Reset	1	1	0	0	1	1	1	1			
ADh.7	TKPD: Tou	ch Key Powe	er Down (for	S/W mode)							
	0: Touch K	ey enable									
	1: Touch K	ey disable									
ADh.6~4	TKTMR: T	ouch Key Co	onversion Tin	ne (for both S	/W and H/W	ATK mode)	)				
	000: Conve	ersion time sl	nortest								
	111: Conve	ersion time lo	ongest								
ADh.3~0	TKCHS: To	ouch Key Ch	annel Select (	(for S/W Mod	le)						
	0000: TK0	(P1.7)									
	0001: TK1	. ,									
	0010: TK2	. ,									
	0011: TK3	· /									
	0100: TK4	. ,									
	0101: TK5	. ,									
	0110: TK6										
	0111: TK7	. ,									
	1000: TK8 (P3.3)										
	1001: TK9 (P3.1)										
	1010: TK1	. ,									
	1011: TK1	. ,									
	1100: TK12	. ,									
	1101: TK1	· /									
	1110: un-de		C								
	1111: Inter	nal Referenc	e Capacitor								

SFR F8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
AUX1	_	_	_	TKSOC	CLRWDT	CLRTM3	STPRFC	DPSEL
R/W	_	—	—	R/W	R/W	R/W	R/W	R/W
Reset	_	—	—	0	0	0	0	0

F8h.4 **TKSOC:** Rising edge of this bit will trigger a Touch Key conversion (for S/W Mode). Basically, this bit is automatically cleared by H/W after end of conversion. However, if the SYSCLK is too slow, H/W might fail to clear TKSOC due to clock sampling rate issue.

SFR ABh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
ATKDT	TKEOC	TKOVF	TK	DH	ATKDT					
R/W	R	R	I	ર	R					
Reset	—			_	—	—		_		
ABh.7	ABh.7 <b>TKEOC:</b> Touch Key End of Conversion (for S/W Mode)									
ABh.6	TKOVF: Touch Key Counter Overflow (for S/W Mode)									

ABh.5~4 **TKDH:** Touch Key Counter Data 9~8 (for S/W Mode)

- ABh.3~0 ATKDT: Touch Key Auto Scan Result (for H/W ATK Mode)
  - xxx1: TK0 has a Touch event
    - xx1x: TK1 has a Touch event
    - x1xx: TK2 has a Touch event
    - 1xxx: TK3 has a Touch event

SFR ACh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
TKDL		TKDL										
R/W				F	ર							
Reset	-											

ACh.7~0 **TKDL:** Touch Key Counter Data 7~0 (for S/W Mode)

SFR AEh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TKCON2	_	_		—	TKAUTO	ATKRATE	ATK	NUM
R/W	_			_	R/W	R/W	R/	W
Reset	_	_		—	0	0	1	1

- AEh.3 **TKAUTO:** Touch Key Auto Scan Mode Enable 0: S/W Mode 1: H/W ATK Mode
- AEh.2 ATKRATE: Touch Key Scan Rate (for H/W ATK Mode)
  - 0: 125ms ATK scan rate
  - 1: 62ms ATK scan rate
- AEh.1~0 ATKNUM: Touch Key Auto Scan Channel Number (for H/W ATK Mode)
  - 00: ATK only detect TK0
  - 01: ATK detect TK0 and TK1
  - 10: ATK detect TK0~TK2
  - 11: ATK detect TK0~TK3

SFR <b>95h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTFLG	—	—	—	—	TKIF	IE2	P1IF	TF3
R/W		—		—	R/W	R/W	R/W	R/W
Reset	_	—	_	—	0	0	0	0

95h.3 **TKIF:** Touch Key Interrupt Flag (for H/W ATK Mode)

Set by H/W when a TK channel's touch event is detected.

It is cleared automatically when the program performs the interrupt service routine.

S/W can write F7h to INTFLG to clear this bit. (Note2)

SFR C4h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
ATKCMP0		ATKCMP0									
R/W				R/	W						
Reset	0	0 1 0 0 0 0 0 0									

C4h.7~0 ATKCMP0: Data Threshold Compared with TK0 scan (for H/W ATK Mode)



SFR C5h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
ATKCMP1				ATKO	CMP1					
R/W				R/	W					
Reset	0	1	0	0	0	0	0	0		
C5h.7~0	C5h.7~0 ATKCMP1: Data Threshold Compared with TK1 scan (for H/W ATK Mode)									
SFR C6h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
ATKCMP2	ATKCMP2									
R/W		R/W								
Reset	0	1	0	0	0	0	0	0		
C6h.7~0	ATKCMP2	: Data Thresh	old Compare	ed with TK2	scan (for H/V	W ATK Mod	e)			
SFR C7h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
ATKCMP3				ATK	CMP3					
R/W				R/	W					
Reset	0	1	0	0	0	0	0	0		

C7h.7~0 ATKCMP3: Data Threshold Compared with TK3 scan (for H/W ATK Mode)

*Note6:* also refer to Section 6 for more information about Touch Key Interrupt enable and priority.




# 14. Serial Peripheral Interface (SPI)

The SPI module is capable of full-duplex, synchronous, serial communication between the **F2261/64** and peripheral devices. The peripheral devices can be other MCUs, A/D converter, sensors, or Flash memory, etc. The SPI runs at a baud rate up to the system clock divided by two. Firmware can read the status flags, or the operation can be interrupt driven.

The features of the SPI module include:

- Master or Slave mode operation
- 3-wire mode operation
- Full-duplex operation
- Programmable transmit bit rate
- Single Buffer receive
- Serial clock phase and polarity options
- MSB-first or LSB-first shifting selectable



SPI System Block Diagram

The MOSI (P2.4) signal is an output when SPI is operating in Master mode and an input when SPI is operating in Slave mode. The MISO (P2.6) signal is an input when SPI is operating in Master mode and an output when SPI is operating in Slave mode. Data is transferred MSB or LSB first by setting the LSBF bit. The SCK (P2.5) signal is an output from a Master device and an input to Slave devices. It is used to synchronize the data on the MOSI and MISO lines of Master and Slave. SPI generates the signal with eight programmable clock rates in Master mode.



### **Master Mode**


The SPI operates in Master mode by setting the MSTR bit in the SPCON. To start transmit, writing a data to the SPDAT. If SPBSY=0, the data will be transferred to the shift register and starts shift out on the MOSI line. The data of the Slave shift in from the MISO line at the same time. When the SPIF bit becomes set at the end of transfer, the receive data is written to receiver buffer and the RCVBF bit in the SPSTA is set. To prevent an overrun condition, software must read the SPDAT before next byte enters the shift register. The SPBSY bit will be set when writing a data to SPDAT to start transmit, and be cleared at the end of the eighth SCK period in Master mode.

### **Slave Mode**

The SPI operates in Slave mode by clearing the MSTR bit in the SPCON. The transmission will start when the SPEN bit in the SPCON is set. The data from a Master will shift into the shift register through the MOSI line, and shift out from the shift register on the MISO line. When a byte enters the shift register, the data will be transferred to receiver buffer if RCVBF=0. If RCVBF=1, the newer received data will not be transferred to receiver buffer and the RCVOVF bit is set. After a byte enters the shift register, the SPIF and RCVBF bits are set. To prevent an overrun condition, software must read the SPDAT or write 0 to RCVBF before next byte enters the shift register. The maximum SCK frequency allowed in Slave mode is  $F_{SYSCLK}/4$ .


#### Serial Clock

The SPI has four clock types by setting the CPOL and CPHA bits in the SPCON register. The CPOL bit defines the level of the SCK in SPI idle state. The level of the SCK in idle state is low when CPOL=0, and is high when CPOL=1. The CPHA bit defines the edges used to sample and shift data. The SPI sample data on the first edge of SCK period and shift data on the second edge of SCK period when CPHA=0. The SPI sample data on the second edge of SCK period and shift data on first edge of SCK period when CPHA=1. Figures below show the detail timing in Master and Slave modes. Both Master and Slave devices must be configured to use the same clock type before the SPEN bit is set. The SPCR controls the Master mode serial clock frequency. This register is ignored when operating in Slave mode. The SPI clock can select System clock divided by 2, 4, 8, or 16 in Master mode.




**Master Mode Timing** 





Slave Mode Timing (CPHA=0)



Slave Mode Timing (CPHA=1)

In both Master and Slave modes, the SPIF interrupt flag is set by H/W at the end of a data transfer. If write data to SPDAT when SPBSY=1, the WCOL interrupt flag will be set by H/W. When this occurs, the data write to SPDAT will be ignored, and shift register will not be written.

SFR BCh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
SPCON	SPEN	MSTR	CPOL	CPHA	—	LSBF	SP	CR			
R/W	R/W	R/W	R/W	R/W	_	R/W	R/	W			
Reset	0	0	0	0	_	0	0	0			
BCh.7	SPEN: SPI Enable.										
	0: SPI Disable										
	1: SPI Enable, P2.4~P2.6 are SPI functional pins.										
BCh.6	MSTR: Mas	ster Mode En	able.								
	0: Slave Me	ode									
	1: Master N	/lode									
BCh.5	CPOL: SPI	Clock Polarit	y								
	0: SCK is le	ow in idle sta	ite								
	1: SCK is high in idle state										
		-									



BCh.4	CPHA: SPI Clock Phase
	0: Data sampled on first edge of SCK period
	1: Data sampled on second edge of SCK period
BCh.2	LSBF: LSB First.
	0: MSB first
	1: LSB first
BCh.1~0	SPCR: SPI Clock Rate.
	00: $F_{SYSCLK}/2$
	01: $F_{SYSCLK}/4$
	10: F <sub>SYSCLK</sub> /8
	11: F <sub>SYSCLK</sub> /16

SFR BDh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
SPSTA	SPIF	WCOL	_	RCVOVF	RCVBF	SPBSY	-	_			
R/W	R/W	R/W	_	R/W	R/W	R		_			
Reset	0 0 - 0 0										
BDh.7	SPIF: SPI In	nterrupt Flag									
	Set by H/W at the end of a data transfer. Cleared by H/W when interrupt is vectored into. Write 0 to this bit will clear this flag.										
BDh.6	WCOL: Write Collision Interrupt Flag										
	Set by H/W if write data to SPDAT when SPBSY=1. Write 0 to this bit or rewrite data to SPDAT when SPBSY=0 will clear this flag.										
BDh.4	RCVOVF: I Set by H/W will clear th	at the end of		0	VBF=1. Writ	e 0 to this bi	t or read SPI	DAT register			
BDh.3	<b>RCVBF:</b> Re	ceive Buffer	Full Flag								
	Set by H/W at the end of a data transfer. Write 0 to this bit or read SPDAT register will clear this flag.										
BDh.2	SPBSY: SPI Busy Flag (Read Only)										
	Set by H/W when a SPI transfer is in progress.										

SFR BEh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
SPDAT		SPDAT									
R/W		R/W									
Reset	0	0	0	0	0	0	0	0			

BEh.7~0 SPDAT: SPI Transmit and Receive Data

The SPDAT register is used to transmit and receive data. Writing data to SPDAT place the data into shift register and start a transfer when in Master mode. Reading SPDAT returns the contents of the receive buffer.


*Note6:* also refer to Section 6 for more information about SPI Interrupt enable and priority. *Note7:* also refer to Section 7 for more information about SPI pins share with I/O pins



# 15. In Circuit Emulation (ICE) Mode

The **F2261/64** can support the In Circuit Emulation Mode. To use the ICE Mode, user just needs to connect P1.2 and P1.3 pin to the tenx proprietary EV Module. The benefit is that user can emulate the whole system without changing the on board target device. But there are some limits for the ICE mode as below.

- 1. The device must be un-protect.
- 2. The device's P1.2 and P1.3 pins must work in input Mode (P1MOD2=0/1 and P1MOD3=0/1).
- 3. During Program Code download, P1.0 sent acknowledge signal to T-Link unit. After download stage, P1.0 can be emulated as any other pins.
- 4. During Program Code download, P1.1 always output Low. After download stage, P1.1 can be emulated as any other pins.
- 5. The Program ROM's addressing space 1D00h~1FFFh and 0033h~003Ah are occupied by tenx EV Module. So user Program cannot access these spaces.
- 6. The P1.2 and P1.3 pin's function cannot be emulated.
- 7. The  $V_{DD}$  level and VCON SFR are controlled by EV module.



**ICE Mode Connection** 



# SFR & CFGW MAP

Adr	RST	NAME	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
80h	1111-1111	P0	P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0
81h	0000-0111	SP				S	Р			
82h	0000-0000	DPL				D	PL			
83h	0000-0000	DPH				DI	PH			
87h	0xxx-0000	PCON	SMOD	-	-	-	GF1	GF0	PD	IDL
88h	0000-0000	TCON	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
89h	0000-0000	TMOD	GATE1	CT1N	TM	OD1	GATE0	CT0N	TMO	DD0
8Ah	0000-0000	TL0				T	_0			
8Bh	0000-0000	TL1				T	L1			
8Ch	0000-0000	TH0				TI	H0			
8Dh	0000-0000	TH1				TI	<del>1</del> 1			
90h	1111-1111	P1	P1.7	P1.6	P1.5	P1.4	P1.3	P1.2	P1.1	P1.0
91h	0000-0000	POOE				PO	OE			
92h	x110-0111	PINMODE	-	P2S	SEG	POF	RFC		POSEG	
93h	x000-0000	P2OE	-				P2OE			
94h	x000-0001	OPTION	CMPO		CMPVS		UART1W	WDTPSC	TM3	PSC
95h	xxxx-0000	INTFLG	—	-	-	-	TKIF	IE2	P1IF	TF3
96h	0000-0000	P1WKUP				P1W	KUP			
97h	xxxx-xxx0	SWCMD				IAPALL	/ SWRST			
	0000-0000	SCON	SM0	SM1	SM2	REN	TB8	RB8	TI	RI
99h	xxxx-xxxx	SBUF					UF			
A0h	1111-1111	P2	P2.7	P2.6	P2.5	P2.4	P2.3	P2.2	P2.1	P2.0
	0000-0000	P1MODL	P1M			IOD2	P1M		P1M	
	0000-0000	P1MODH	P1M			IOD6	P1M		P1M	
	0011-0011	P3MODL	P3M			IOD2	P3M		P3M	
	0000-0000	P3MODH	P3M		P3M	IOD6	P3M	OD5	P3M	OD4
	0000-0000	TOCON	T10			T2OCON			TCOCON	
	x001-1011	VCON	-	PWRSAV	5770	VSET2	5774		VSET1	
	0x00-0000	IE	EA	_	ET2	ES	ET1	EX1	ET0	EX0
	xxx0-0000	INTE1	-		-	SPIE	TKIE	EX2	P1IE	TM3IE
	XXXX-XXXX	ATKDT	TKEOC	TKOVF	IK	DH	DI	ATK	UI	
	xxxx-xxxx 1100-1111	TKDL TKCON	TKPD		TUTMD	TK		TT77	าบจ	
	xxxx-0011				TKTMR –	_	TKAUTO	TKC ATKRATE		NUM
	x110-1100	TKCON2 RFCON	_	- SYT(	- GAIN	- T0RFC	RFC		RF	
	1111-1111	P3	 P3.7	P3.6	P3.5	P3.4	P3.3	P3.2	P3.1	P3.0
	0010-0111	LCON	DSPON	LCDCLK		FMR	LCDBIAS	1 J.2	LCDUTY	1 3.0
	xx01-0001	LCON LCON2	_	-	LEDMODE		LEDDING	LCI		
	xxxx-xxxx	TM3SEC					SEC	Let	•	
	XXXX XXXX	TM3DL				-	3DL			
	xxxx-xxxx	TM3DH	_				TM3DH			
	0000-0000	TM3RLD		l		TM3	RLD			
-	0000-0000	TM3ADJ	TM3ADJS	DJS TM3ADJ						
	xx00-0000	IP	_	_	PT2	PS	PT1	PX1	PT0	PX0
	xx00-0000	IPH	_	_	PT2H	PSH	PT1H	PX1H	PTOH	PX0H
	xxx0-0000	IP1	_	-	_	PSPI	PTKI	PX2	PP1	PT3
	0000	+								- 10



Adr	RST	NAME	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
BBh	xxx0-0000	IP1H	-	-	_	PSPIH	PTKIH	PX2H	PP1H	РТ3Н		
BCh	0000-x000	SPCON	SPEN	MSTR	CPOL	CPHA	-	LSBF	SP	CR		
BDh	00x0-0xxx	SPSTA	SPIF	WCOL	-	RCVOVF	RCVBF	SPBSY – –				
BEh	0000-0000	SPDAT				SPE	DAT					
C4h	0100-0000	ATKCMP0				ATK	CMP0					
C5h	0100-0000	ATKCMP1				ATK	CMP1					
C6h	0100-0000	ATKCMP2				ATK	CMP2					
C7h	0100-0000	ATKCMP3				ATK	CMP3					
C8h	0000-0000	T2CON	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	CT2N	CPRL2N		
CAh	0000-0000	RCP2L				RC	P2L					
CBh	0000-0000	RCP2H				RC	P2H					
CCh	0000-0000	TL2				TI	L2					
CDh	0000-0000	TH2				TI	H2					
D0h	0000-0000	PSW	CY	AC	F0	RS1	RS0	OV	F1	Р		
D8h	0x10-0111	CLKCON	SCKTYPE	-	SELFCK	STPPCK	STPFCK		CLKPSC			
E0h	0000-0000	ACC	ACC.7	ACC.6	ACC.5	ACC.4	ACC.3	ACC.2	ACC.1	ACC.0		
F0h	0000-0000	В	B.7	B.6	B.5	B.4	B.3	B.2	B.1	B.0		
F8h	xxx0-0000	AUX1	-	—	-	TKSOC	CLRWDT	CLRTM3	STPRFC	DPSEL		

Flash Address	NAME	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
3FFEh	CFGWL	-	-	-	-	-	-	-	-
3FFFh	CFGWH	PROT	XRSTE	MVCLOCK	WDTE	-	-	LVRE	-



# **SFR & CFGW DESCRIPTION**

Adr	SFR	Bit#	Bit Name	R/W	Rst	Description		
80h	P0	7~0	P0	R/W	FFh	Port0 data, also controls the P0.n pin's pull-up function. If the P0.n SFR data		
011	CD	7~0	SP			is "1" and the corresponding POOE.n=0 (input mode), the pull-up is enabled.		
81h 82h	SP DPL	7~0 7~0	DPL	R/W R/W	07h 00h	Stack Point Data Point low byte		
		7~0 7~0	DPL	R/W	00h	Data Point low byte		
83h 87h	DPH PCON	7~0 7	SMOD	R/W	0	Set 1 to enable UART double baud rate		
		3	GF1	R/W	0	General purpose flag bit		
		2	GF0	R/W	0	General purpose flag bit		
		1	PD	R/W	0	Power down control bit, set 1 to enter STOP mode		
		0	IDL	R/W	0	Idle control bit, set 1 to enter IDLE mode		
		0	IDL	IX/ W	0	Timer1 overflow flag		
	TCON	7	TF1	R/W	0	Set by H/W when Timer/Counter 1 overflows. Cleared by H/W when CPU vectors into the interrupt service routine.		
		6	TR1	R/W	0	Timer1 run control. 1: timer runs; 0: timer stops		
88h		5	TF0	R/W	0	Timer0 overflow flag Set by H/W when Timer/Counter 0 overflows. Cleared by H/W when CPU vectors into the interrupt service routine.		
		4	TR0	R/W	0	Timer0 run control. 1:timer runs; 0:timer stops		
		3	IE1	R/W	0	External Interrupt 1 (INT1 pin) edge flag Set by H/W when an INT1 pin falling edge is detected. Cleared by H/W		
		2	IT1	R/W	0	when CPU vectors into the interrupt service routine. External Interrupt 1 control bit		
						0: Low level active (level triggered) for INT1 pin 1: Falling edge active (edge triggered) for INT1 pin		
		1	IE0	R/W	0	External Interrupt 0 (INT0 pin) edge flag Set by H/W when an INT0 pin falling edge is detected. Cleared by H/W when CPU vectors into the interrupt service routine.		
		0	IT0	R/W	0	External Interrupt 0 control bit 0: Low level active (level triggered) for INT0 pin 1: Falling edge active (edge triggered) for INT0 pin		
89h	TMOD	7	GATE1	R/W	0	Timer1 gating control bit 0: Timer1 enable when TR1 bit is set 1: Timer1 enable only while the INT1 pin is high and TR1 bit is set		
		6	CT1N	R/W	0	Timer1 Counter/Timer select bit 0: Timer mode, Timer1 data increases at 2 System clock cycle rate 1: Counter mode, Timer1 data increases at T1 pin's negative edge		
		5~4	TMOD1	R/W	00	Timer1 mode select 00: 8-bit timer/counter (TH1) and 5-bit prescaler (TL1) 01: 16-bit timer/counter 10: 8-bit auto-reload timer/counter (TL1). Reloaded from TH1 at overflow. 11: Timer1 stops		
		3	GATE0	R/W	0	Timer0 gating control bit 0: Timer0 enable when TR0 bit is set 1: Timer0 enable only while the INT0 pin is high and TR0 bit is set		
		2	CT0N	R/W	0	Timer0 Counter/Timer select bit 0: Timer mode, Timer0 data increases at 2 System clock cycle rate 1: Counter mode, Timer0 data increases at T0 pin's negative edge		
		1~0	TMOD0	R/W	00	Timer0 mode select 00: 8-bit timer/counter (TH0) and 5-bit prescaler (TL0) 01: 16-bit timer/counter 10: 8-bit auto-reload timer/counter (TL0). Reloaded from TH0 at overflow. 11: TL0 is an 8-bit timer/counter. TH0 is an 8-bit timer/counter using Timer1's TR1 and TF1 bits.		
8Ah	TL0	7~0	TL0	R/W	00h	Timer0 data low byte		
8Bh	TL1	7~0	TL1	R/W	00h	Timer1 data low byte		
8Ch	TH0	7~0	TH0	R/W	00h	Timer0 data high byte		
8Dh	TH1	7~0	TH1	R/W	00h	Timer1 data high byte		



Adr	SFR	Bit#	Bit Name	R/W	Rst	L L			
90h	P1	7~0	P1	R/W	FFh	Port1 data			
91h	POOE	7~0	POOE	R/W	00h	Port0 CMOS Push-Pull output enable control, 1=Enable.			
		6~5	P2SEG	R/W	11	<ul> <li>P2.4~P2.6 pin LCD mode control.</li> <li>00: P2.4~P2.6 are I/O pins</li> <li>01: P2.4 and P2.5 are I/O pins, P2.6 is LCD Segment pin</li> <li>10: P2.4 is I/O pin, P2.5 and P2.6 are LCD Segment pins</li> <li>11: P2.4~P2.6 are LCD Segment pins</li> </ul>			
92h	PINMODE	4~3	3 PORFC R/W			<ul> <li>P0.0~P0.3 pin RFC mode control.</li> <li>00: P0.0~P0.3 are not RFC pins</li> <li>01: P0.0 and P0.1 are RFC pins, P0.2 and P0.3 are not RFC pins</li> <li>10: P0.0~P0.2 are RFC pins, P0.3 is not RFC pin</li> <li>11: P0.0~P0.3 are RFC pins</li> </ul>			
		2~0	P0SEG	R/W	111	Port0 LCD mode control. 000: P0.0~P0.7 are I/O pins 001: P0.0~P0.5 are I/O pins, P0.6~P0.7 are LCD Segment pins 010: P0.0~P0.4 are I/O pins, P0.5~P0.7 are LCD Segment pins 011: P0.0~P0.3 are I/O pins, P0.4~P0.7 are LCD Segment pins 100: P0.0~P0.2 are I/O pins, P0.3~P0.7 are LCD Segment pins 101: P0.0~P0.1 are I/O pins, P0.2~P0.7 are LCD Segment pins 110: P0.0 is I/O pin, P0.1~P0.7 are LCD Segment pins 111: P0.0~P0.7 are LCD Segment pins			
93h	P2OE	6~0	P2OE	R/W	00h	P2.6~P2.0 pin CMOS Push-Pull output enable control, 1=Enable.			
			CMPO	R	-	Compare result of BandGap voltage and $V_{BAT}$ voltage divider or VL1. "1" means the $V_{BAT}$ divider voltage is higher.			
94h	OPTION	6~4 3 2 1~0	CMPVS UART1W WDTPSC TM3PSC	R/W R/W R/W	000 0 0 01	Select $V_{BAT}$ resistor divider to compare with the 1.2V BandGap reference. 000: Comparator Disable 001: the Comparator input is $V_{BAT}$ *12/25 010: the Comparator input is $V_{BAT}$ *12/26 011: the Comparator input is $V_{BAT}$ *12/27 100: the Comparator input is $V_{BAT}$ *12/28 101: the Comparator input is $V_{BAT}$ *12/29 110: the Comparator input is $V_{BAT}$ *12/29 110: the Comparator input is VL1 LCD Bias Voltage Set 1 to enable one wire UART mode, both TXD/RXD use P3.1 pin. WDT Prescaler 0: WDT overflow at 65536 System clock count 1: WDT overflow at 32768 System clock count Timer3 Interrupt rate 00: Timer3 interrupt is 1.0 second rate (32768 SXT cycles) 10: Timer3 interrupt is 0.5 second rate (16384 SXT cycles)			
		3	TKIF IE2	R/W R/W	0	<ul> <li>11: Timer3 interrupt is 0.25 second rate (8192 SXT cycles)</li> <li>Touch Key Interrupt Flag (for H/W ATK Mode)</li> <li>Set by H/W when a TK channel's touch event is detected. It is cleared automatically when the program performs the interrupt service routine. S/W can write F7h to INTFLG to clear this bit.</li> <li>External Interrupt 2 (INT2 pin) edge flag</li> <li>Set by H/W when a falling edge is detected on the INT2 pin, no matter the EX2 is 0 or 1. It is cleared automatically when the program performs the interrupt service routine. S/W can write F8h to INTFLG to clear this bit.</li> </ul>			
95h	INTFLG	1	P1IF	R/W	0	Port1 pin change Interrupt flag Set by H/W when a Port1 pin state change is detected and its interrupt enable bit is set (P1WKUP). P1IE does not affect this flag's setting. It is cleared automatically when the program performs the interrupt service routine. S/W can write FDh to INTFLG to clear this bit.			
		0	TF3	R/W	0	Timer3 Interrupt Flag Set by H/W when Timer3 reaches TM3PSC setting cycles. It is cleared automatically when the program performs the interrupt service routine. S/W can write FEh to INTFLG to clear this bit.			



Adr	SFR	Bit#	Bit Name	R/W	Rst	Description				
96h	P1WKUP	7~0	P1WKUP	R/W	00h	P1.7~P1.0 pin individual Wake-up / Interrupt enable control 0: Disable; 1: Enable.				
7011	TIWKU				0011					
		7~0	SWRST	W	-	Write 56h to generate S/W Reset				
97h	0     IAPALL     R     0     Flag indicates whole Flash can be access by IAP or not       Serial port mode select bit 0, 1 (SM0, SM1)=									
		0	IAPALL	R	0					
		7	SM0	R/W	0	Serial port mode select bit 0, 1 (SM0, SM1)= 00: Mode0: 8 bit shift register, Baud Rate = $F_{SYSCLK} / 2$ 01: Mode1: 8 bit UART, Baud Rate is variable				
		6	SM1	R/W	0	10: Mode1: 8 bit UART, Baud Rate is variable 10: Mode2: 9 bit UART, Baud Rate = $F_{SYSCLK} / 32 \text{ or } / 64$ 11: Mode3: 9 bit UART, Baud Rate is variable				
98h	SCON	5	SM2	R/W	0	Serial port mode select bit 2 SM2 enables multiprocessor communication over a single serial line and modifies the above as follows. In Modes 2 & 3, if SM2 is set then the received interrupt will not be generated if the received ninth data bit is 0. In Mode 1, the received interrupt will not be generated unless a valid stop bit is received. In Mode 0, SM2 should be 0.				
		4	REN	R/W	0	Set 1 to enable UART Reception				
		3	TB8	R/W	0	Transmitter bit 8, ninth bit to transmit in Modes 2 and 3				
		2	RB8	R/W	0	Receive Bit 8, contains the ninth bit that was received in Mode 2 and 3 or the stop bit in Mode 1 if SM2=0				
		1	TI	R/W	0	Transmit Interrupt flag Set by H/W at the end of the eighth bit in Mode 0, or at the beginning of the stop bit in other modes. Must be cleared by S/W				
		0	RI	R/W	0	Receive Interrupt flag Set by H/W at the end of the eighth bit in Mode 0, or at the sampling point of the stop bit in other modes. Must be cleared by S/W.				
99h	SBUF	7~0	SBUF	R/W	-	UART transmit and receive data. Transmit data is written to this location and receive data is read from this location, but the paths are independent.				
A0h	P2	7~0	P2	R/W	FFh	Port2 data, also controls the P2.n pin's pull-up function. If the P2.n SFR data is "1" and the corresponding P2OE.n=0 (input mode), the pull-up is enabled. (P2.7 Pull up is fixed enabled)				
		7~6	P1MOD3	R/W	00	P1.3 Pin Control 00: Mode0; 01: Mode1; 10: Mode2 11: Mode3, P1.3 is Touch Key input				
4.21	DIMODI	5~4	P1MOD2	R/W	00	P1.2 Pin Control 00: Mode0; 01: Mode1; 10: Mode2 11: Mode3, P1.2 is Touch Key input				
A2h	P1MODL	3~2	P1MOD1	R/W	00	P1.1 Pin Control 00: Mode0; 01: Mode1; 10: Mode2 11: Mode3, P1.1 is Touch Key input				
		1~0	P1MOD0	R/W	00	P1.0 Pin Control 00: Mode0; 01: Mode1; 10: Mode2 11: Mode3, P1.0 is T2O output				
		7~6	P1MOD7	R/W	00	P1.7 Pin Control 00: Mode0; 01: Mode1; 10: Mode2 11: Mode3, P1.7 is Touch Key input				
A3h	P1MODH	5~4	P1MOD6	R/W	00	P1.6 Pin Control 00: Mode0; 01: Mode1; 10: Mode2 11: Mode3, P1.6 is Touch Key input				
1311		3~2	P1MOD5	R/W	00	P1.5 Pin Control 00: Mode0; 01: Mode1; 10: Mode2 11: Mode3, P1.5 is Touch Key input				
		1~0	P1MOD4	R/W	00	P1.4 Pin Control 00: Mode0; 01: Mode1; 10: Mode2 11: Mode3, P1.4 is Touch Key input				



A4h         P3MOD1         R/W         00         P3.3 Pin Control 00: Model; 01: Model: 10: Mode2 11: Mode3, P3.3 is Touch Key input           5-4         P3MOD2         R/W         100: Model; 01: Model: 10: Mode2 11: Mode3, P3.2 is Touch Key input           3-2         P3MOD1         R/W         00         00: Model; 01: Mode1: 10: Mode2 11: Mode3, P3.1 is Touch Key input           3-2         P3MOD0         R/W         10         00: Model; 01: Mode1: 10: Mode2 11: Mode3, P3.1 is Touch Key input           1-0         P3MOD0         R/W         10         00: Model; 01: Mode1: 10: Mode2 11: Mode3, P3.1 is Touch Key input           -1-0         P3MOD0         R/W         01         00: Mode0; 01: Mode1: 10: Mode2 11: Mode3, P3.1 is Touch Key input           -4         P3MOD1         R/W         00         00: Mode0; 01: Mode1: 10: Mode2 11: Mode3, P3.5 is TICO output           -5-4         P3MOD2         R/W         00         00: Mode0; 01: Mode1: 10: Mode2 11: Mode3, P3.5 is TICO output           -2         P3MOD4         R/W         00         00: Mode0; 01: Mode1: 10: Mode2 11: Mode3, P3.5 is TICO output           -4         P3MOD4         R/W         00         00: Mode0; 01: Mode1: 10: Mode2 11: Mode3, P3.5 is TICO output           -5-3         TOCON         R/W         00         00: Mode0; 01: Mode1: 10: Mode2 11: Mode3, P3.5 is TICO output <th>Adr</th> <th>SFR</th> <th>Bit#</th> <th>Bit Name</th> <th>R/W</th> <th>Rst</th> <th colspan="5">1</th>	Adr	SFR	Bit#	Bit Name	R/W	Rst	1				
A4h         P3MODL         5-4         P3MODL         P3.2 Pin Control 00: Model; 01: Model; 10: Mode2 11: Mode3; P3.2 is LCD Segment output           3-2         P3MODD         R/W         10         00: Model; 01: Mode1; 10: Mode2 11: Mode3; P3.2 is LCD Segment output           3-2         P3MODD         R/W         00         00: Model; 01: Mode1; 10: Mode2 11: Mode3; P3.3 is ToCh Key input           3-2         P3MODD         R/W         10         00: Model; 01: Mode1; 10: Mode2 11: Mode3; P3.3 is LCD Segment output           4         P3MODD         R/W         11         00: Model; 01: Mode1; 10: Mode2 11: Mode3; P3.3 is LCD Segment output           5-4         P3MODD         R/W         00         00: Model; 01: Mode1; 10: Mode2 11: Mode3; P3.3 is TOCO output           5-4         P3MODE         R/W         00         00: Model; 01: Mode1; 10: Mode2 11: Mode3; P3.3 is TOCO output           3-2         P3MODE         R/W         00         00: Model; 01: Mode1; 10: Mode2 11: Mode3; P3.4 is Touch Key input           1-0         P3MODA         R/W         00         00: Model; 01: Mode1; 10: Mode2 11: Mode3; P3.4 is Touch Key input           1-0         P3MODA         R/W         00         00: Model; 01: Mode1; 10: Mode2 11: Mode3; P3.4 is Touch Key input           1-0         P3MODA         R/W         00         00: Mode1; 01: Mode1; 10:											
A4h         P3MODL $\mathbf{F}_{3-4}$ P3MOD2         RW         II         P3.2 Pin Control 00: Model; 01: Model; 10: Mode2           3-2         P3MOD1         R.W         10         Mode3; P3.2 is LCD Segment output         P3.1 Pin Control           3-2         P3MOD1         R.W         00         Mode2; 01: Mode1; 10: Mode2         11: Mode3; P3.1 is Touch Key input           1-0         P3MOD0         R.W         00         Mode0; 01: Mode1; 10: Mode2         11: Mode3; P3.1 is TCO with a start of the start of t			7~6	P3MOD3	R/W	00					
A4h         P3MODL $5-4$ P3MOD2         R/W         11         00: Model; 10: Model; 10: Mode2 $-2$ P3MOD0         R/W         00         00: Model; 10: Model; 10: Mode2         11: Mode3, P3.1 is Touch Key input $-2$ P3MOD0         R/W         00         00: Model; 01: Model; 10: Mode2         11: Mode3, P3.1 is Touch Key input $-4$ P3MOD0         R/W         11         00: Model; 01: Model; 10: Mode2         11: Mode3, P3.1 is TOU Support           A5h         P3MOD1 $-6$ P3MOD7         R/W         00         00: Model; 01: Mode1; 10: Mode2 $-4$ P3MOD6         R/W         00         00: Model; 01: Mode1; 10: Mode2         11: Mode3, P3.7 is TIB output $-5-4$ P3MOD6         R/W         00         00: Model; 01: Mode1; 10: Mode2         11: Mode3, P3.5 is TIB output $-2$ P3MOD4         R/W         00         00: Model; 01: Mode1; 10: Mode2         11: Mode3, P3.5 is TIB output $-4$ P3MOD5         R/W         00         00: Model; 01: Mode1; 10: Mode2         11: Mode3, P3.5 is TID output $-4$ P3MOD7         R/W         00         00: 12 duty, 12 Timer1 overflow frequency         11: Mode3, P3.5 is TID output											
A4h         P3MODL         II: Mode3, P3.2 is LCD Segment output           3-2         P3MODI         RW         00         00: Mode0; 01: Mode1; 10: Mode2           1-0         P3MOD0         RW         10         00: Mode0; 01: Mode1; 10: Mode2           1-0         P3MOD0         RW         11: Mode3, P3.1 is Touch Key input           A5h         P3MOD1         RW         00         00: Mode0; 01: Mode1; 10: Mode2           A5h         P3MODH         RW         00         00: Mode0; 01: Mode1; 10: Mode2           5-4         P3MOD6         RW         00         00: Mode0; 01: Mode1; 10: Mode2           5-4         P3MOD6         RW         00         00: Mode0; 01: Mode1; 10: Mode2           1: Mode3, P3.6 is TIB output         P3.6 Pin Control         P3.6 Pin Control           3-2         P3MODA         RW         00         00: Mode0; 01: Mode1; 10: Mode2           1: Mode3, P3.6 is TIB output         P3.5 Pin Control         P3.4 Pin Control         P3.4 Pin Control           3-2         P3MOD4         RW         00         00: Mode0; 01: Mode1; 10: Mode2         11: Mode3, P3.6 is TIB output           1-0         P3MOD4         RW         00         00: Mode3; P3.4 is Touch Key input         11: Mode3           1-0				-							
A4h         P3MODL         3-2         P3MOD1         R/W         00         00: Model: 01: Model: 10: Model: 11: Mode2           1-0         P3MOD0         R/W         11: Mode3; P3.1 is Touch Key input         15: Mode2: 11: Mode3; P3.1 is Touch Key input           A5h         P3MOD1         R/W         10: Mode2; 01: Mode1; 10: Mode2         11: Mode3; P3.0 is LCD Segment output           A5h         P3MODH         R/W         00         00: Mode0; 01: Mode1; 10: Mode2         11: Mode3; P3.7 is TCO output           5-4         P3MOD6         R/W         00         00: Mode0; 01: Mode1; 10: Mode2         11: Mode3; P3.7 is TIO output           3-2         P3MOD6         R/W         00         00: Mode0; 01: Mode1; 10: Mode2         11: Mode3; P3.6 is TIB output           3-2         P3MOD5         R/W         00         00: Mode0; 01: Mode1; 10: Mode2         11: Mode3; P3.6 is TIO output           3-2         P3MOD4         R/W         00         00: Mode0; 01: Mode1; 10: Mode2         11: Mode3; P3.4 is Touch Megu         11: Mode3; P3.4 is Touch Megu         11: Mode3; P3.4 is Touch Megu         11: Mode3; P3.4 is Touch Key input           1-0         P3MOD4         R/W         00         00: Addy; 10: Imer1 overflow frequency         10: 14 duy; 12 duy; 12 Timer1 overflow frequency           1-0         P3MOD4         R			5~4	P3MOD2	R/W	11					
A5h         F3MODI         R/W         00         00: Model; 10: Model; 10: Model           1-0         P3MODD         R/W         11: Mode3, P3.1 is Touch Key input           93MODI         R/W         11: Mode3, P3.1 is TCO         Model; 10: Mode2           1-0         P3MODD         R/W         11: Mode3, P3.0 is LCD Segment output           93.7 Pin Control         93.7 Pin Control         93.7 Pin Control           5-4         P3MODD         R/W         00         00: Mode0; 01: Mode1; 10: Mode2           11: Mode3, P3.6 is T1B output         93.6 Pin Control         93.6 Pin Control           3-2         P3MODD         R/W         00         00: Mode0; 01: Mode1; 10: Mode2           11: Mode3, P3.6 is T1B output         93.5 Pin Control         93.6 Pin Control           3-2         P3MODD         R/W         00         00: Mode0; 01: Mode1; 10: Mode2           11: Mode3, P3.4 is Touch Key input         11: Mode3, P3.6 is T1B output         11: Mode3, P3.6 is Touch Key input           1-0         P3MODA         R/W         00         00: Mode0; 01: Mode1; 10: Mode2           1-4         P3.4 Pin Control         00: 1/2 duty, 1/2 Timer1 overflow frequency           00: 1/2 duty, 1/3 Timer1 overflow frequency         01: 1/4 duty, 1/4 Timer1 overflow frequency           10:	A4h	P3MODL									
A5h         P3MODH         R/W         11: Mode3, P3.1 is Touch Key input           A5h         P3MODH         R/W         11         00: Mode0; 01: Mode1; 10: Mode2           A5h         P3MODH         7-6         P3MODD         R/W         00         00: Mode0; 01: Mode1; 10: Mode2           A5h         P3MODH         5-4         P3MOD6         R/W         00         00: Mode0; 01: Mode1; 10: Mode2           3-2         P3MOD5         R/W         00         00: Mode0; 01: Mode1; 10: Mode2         11: Mode3, P3.5 is TIO output           3-2         P3MOD4         R/W         00         00: Mode0; 01: Mode1; 10: Mode2         11: Mode3, P3.5 is TIO output           3-2         P3MOD4         R/W         00         00: Mode0; 01: Mode1; 10: Mode2         11: Mode3, P3.5 is TIO output           3-2         P3MOD4         R/W         00         00: Mode0; 01: Mode1; 10: Mode2         11: Mode3, P3.4 is Touch Key input           1-0         P3MOD4         R/W         00         00: Mode0; 10: Mode1; 10: Mode2         11: Mode3, P3.4 is Touch Key input           1-0         P3MOD4         R/W         00         00: 12 duty, 1/3 Time1 overflow frequency         01: 1/3 duty, 1/3 Time1 overflow frequency           10: 1/2 duty, 1/3 Time1 overflow frequency         10: 1/4 duty, 1/4 Time2 overflow fr			3.2	D3MOD1	D/W	00					
Ash         F30 Pin Control         P3.0 Pin Control           Ash         P3MOD0         R/W         11         11         Mode?, P3.0 is LCD Segment output           Ash         P3MOD4         7-6         P3MOD7         R/W         00         00: Mode?, D1: Mode1; 10: Mode2           Ash         F-4         P3MOD6         R/W         00         00: Mode?, D1: Mode1; 10: Mode2           3-2         P3MOD6         R/W         00         00: Mode?, D1: Mode1; 10: Mode2           3-2         P3MOD5         R/W         00         00: Mode?, D1: Mode1; 10: Mode2           1-0         P3MOD4         R/W         00         00: Mode?, D1: Mode1; 10: Mode2           1-0         P3MOD4         R/W         00         00: Mode?, D1: Mode1; 10: Mode2           1-0         P3MOD4         R/W         00         00: Mode?, D1: Mode1; 10: Mode2           11: Mode3, P3.4 is Touch Key input         T10 CON         R/W         00         00: 1/2 duty, 1/2 Time1 overflow frequency           10: 1/4 duty, 1/3 Time1 overflow frequency         10: 1/4 duty, 1/3 Time1 overflow frequency         10: 1/4 duty, 1/3 Time2 overflow frequency           10: 1/2 duty, 1/2 Time2         T10 CON         R/W         000         11: 3/4 duty, 1/2 Time2 overflow frequency           10: 1/3 duty,			5~2	ISMODI	IX/ W	00					
A5h         P3MODI         R/W         11         00: Mode(): 01: Mode1; 10: Mode2 11: Mode3, P3.0 is LCD Segment output           A5h         P3MODH         7-6         P3MOD6         R/W         00         00: Mode(): 01: Mode1; 10: Mode2 11: Mode3, P3.7 is TCO output           5-4         P3MOD6         R/W         00         00: Mode(): 01: Mode1; 10: Mode2 11: Mode3, P3.7 is TCO output           3-2         P3MOD5         R/W         00         00: Mode(): 01: Mode1; 10: Mode2 11: Mode3, P3.5 is T10 output           3-2         P3MOD4         R/W         00         00: Mode(): 01: Mode1; 10: Mode2 11: Mode3, P3.5 is T10 output           3-2         P3MOD4         R/W         00         00: Mode(): 01: Mode1; 10: Mode2 11: Mode3, P3.4 is Touch Key input           1-0         P3MOD4         R/W         00         00: Mode(): 01: Mode1; 10: Mode2 11: Mode3, P3.4 is Touch Key input           1-0         P3MOD4         R/W         00         00: 12 duty, 1/3 Time1 overflow frequency           00: 1/2 duty, 1/3 Time1 overflow frequency         00: 1/2 duty, 1/3 Time1 overflow frequency         11: Mode3, P3.4 is Touch Key input           1-0         P3MOD4         R/W         00         00: 1/2 duty, 1/3 Time1 overflow frequency           01: 1/3 duty, 1/3 Time1 overflow frequency         01: 1/3 duty, 1/3 Time1 overflow frequency         11: 3 duty, 1/3 time1 ove											
A5h         P3MODH $7-6$ P3MOD7 $R/W$ 00 $93.7$ Pin Control           A5h $7-6$ P3MOD6 $R/W$ 00 $00:$ Mode(2) (1): Mode1; 10: Mode2 $5-4$ P3MOD6 $R/W$ 00 $00:$ Mode(2) (1): Mode1; 10: Mode2 $3-2$ P3MOD5 $R/W$ 00 $00:$ Mode(2) (1): Mode1; 10: Mode2 $3-2$ P3MOD4 $R/W$ 00 $00:$ Mode(2) (1): Mode1; 10: Mode2 $1-0$ P3MOD4 $R/W$ 00 $00:$ Mode(2) (1): Mode1; 10: Mode2 $1-0$ P3MOD4 $R/W$ 00 $00:$ Mode(2) (1): Mode1; 10: Mode2 $1-0$ P3MOD4 $R/W$ 00 $00:$ Mode(2) (1): Mode1; 10: Mode2 $11:$ Mode3, P3.4 is Touch Key input         T1O pin duy and frequency control $00:$ 1/2 duy, 1/3 Time1 overflow frequency $11:$ Mode3, P3.4 is Touch Key input         T1O pin duy and frequency control $00:$ 1/2 duy, 1/3 Time1 overflow frequency $00:$ $11:$ Mode3, P3.4 is Touch Key input         T10 pin duy and frequency control $000:$ 1/2 duy, 1/3 Time1 overflow frequency $00:$ $12.$ duy, 1/3 Time1 overflow frequency $101:$ 3/4 duy, 1/			1~0	P3MOD0	R/W	11					
A5h         P3MODH $7-6$ P3MODR $R/W$ 00         P3.7 Pin Control 00: Mode0; 01: Mode1; 10: Mode2 11: Mode3; P3.7 is TCO output           A5h         P3MODH $5-4$ P3MODE $R/W$ 00         P3.6 Pin Control 00: Mode0; 01: Mode1; 10: Mode2 11: Mode3, P3.6 is T1B output $3-2$ P3MOD5 $R/W$ 00         00: Mode0; 01: Mode1; 10: Mode2 11: Mode3, P3.5 is T1O output $3-2$ P3MOD4 $R/W$ 00         00: Mode0; 01: Mode1; 10: Mode2 11: Mode3, P3.5 is T1O output $1-0$ P3MOD4 $R/W$ 00         00: Mode0; 01: Mode1; 10: Mode2 11: Mode3, P3.4 is Touch Key input $1-0$ P3MOD4 $R/W$ 00         00: Mode0; 01: Mode1; 10: Mode2 11: Mode3, P3.4 is Touch Key input $1-0$ P3MOD4 $R/W$ 00         00: 12 duty, 1/2 Time1 overflow frequency 00: 12 duty, 1/2 Time1 overflow frequency 10: 1/2 duty, 1/2 Time1 overflow frequency 00: 1/2 duty, 1/3 Time2 overflow frequency 00: 1/3 duty, 1/3 Time2 overflow frequency 00: 1/3 duty, 1/3 Time2 overflow frequency 10: 2/3 duty, 1/3 Time2 overflow frequency 10: 2/3 duty, 1/3 Time2 overflow frequency 00: 1/3 duty, 1/3 Time2 overflow frequency 10: 2/3 duty, 1/3 Time2 ove											
A5h         P3MODH $5-4$ P3MOD6         R/W         00         11: Mode3, P3.7 is TCO output           A5h         P3MODH $5-4$ P3MOD6         R/W         00         00: Mode0; 01: Mode1; 10: Mode2           3-2         P3MOD5         R/W         00         00: Mode0; 01: Mode1; 10: Mode2           1-0         P3MOD4         R/W         00         00: Mode0; 01: Mode1; 10: Mode2           1-0         P3MOD4         R/W         00         00: Mode0; 01: Mode1; 10: Mode2           1-0         P3MOD4         R/W         00         00: Mode0; 01: Mode1; 10: Mode2           1-0         P3MOD4         R/W         00         00: Mode0; 01: Mode1; 10: Mode2           11: Mode3, P3.4 is Touch Key input         T10 pin duty and frequency control         00: 1/2 duty, 1/2 Time1 overflow frequency           00         01: 1/3 duty, 1/3 Time1 overflow frequency         10: 1/4 duty, 1/4 Time2 overflow frequency           101: 2/3 duty, 1/3 Time2 overflow frequency         001: 1/3 duty, 1/3 Time2 overflow frequency           001: 1/3 duty, 1/4 Time2 overflow frequency         001: 1/3 duty, 1/3 Time2 overflow frequency           101: 2/3 duty, 1/4 Time2 overflow frequency         001: 1/3 duty, 1/3 Time2 overflow frequency           001: 1/3 duty, 1/4 Time2 overflow frequency         001: 1/3 duty, 1/3 Time2 o							P3.7 Pin Control				
Ash         P3MODH $5-4$ P3MOD6         R/W         00         P3.6 Pin Control 00: Model; 10: Mode2 11: Mode3, P3.6 is TIB output           Ash $3-2$ P3MOD5         R/W         00         00: Mode0; 01: Mode1; 10: Mode2 11: Mode3, P3.6 is TIB output $3-2$ P3MOD4         R/W         00         00: Mode0; 01: Mode1; 10: Mode2 11: Mode3, P3.5 is TIO output $1-0$ P3MOD4         R/W         00         00: Mode0; 01: Mode1; 10: Mode2 11: Mode3, P3.4 is Touch Key input $1-0$ P3MOD4         R/W         00         00: Mode0; 01: Mode1; 10: Mode2 11: Mode3, P3.4 is Touch Key input $1-0$ P3MOD4         R/W         00         00: 1/2 duty, 1/2 Time1 overflow frequency 10: 1/3 duty, 1/3 Time1 overflow frequency 10: 1/4 duty, 1/4 Time1 overflow frequency 001: 1/3 duty, 1/3 Time2 overflow frequency 001: 1/3 duty, 1/3 Time2 overflow frequency 100: 1/2 duty, 1/3 Time2 overflow frequency 100: 1/4 duty, 1/4 Time2 overflow frequency 100: 1/4 duty, 1/4 SYSCLK frequency 001: 1/3 duty, 1/3 SYSCLK frequency 001: 1/3 duty, 1/3 SYSCLK frequency 100: 1/4 duty, 1/2 SYSCLK frequency 100: 1/2 duty, 1/3 SYSCLK frequency 101: 1/4 duty, 1/4 SYSCLK frequency 101:		7~		P3MOD7	R/W	00					
Ash         P3MODH $5-4$ P3MOD6         R/W         00         00: Model; 01: Model; 10: Mode2 11: Mode3, P3.6 is T1B output $3-2$ P3MOD5         R/W         00         00: Mode0; 01: Mode1; 10: Mode2 11: Mode3, P3.5 is T1O output $3-2$ P3MOD4         R/W         00         00: Mode0; 01: Mode1; 10: Mode2 11: Mode3, P3.5 is T1O output $3-2$ P3MOD4         R/W         00         00: Mode0; 01: Mode1; 10: Mode2 11: Mode3, P3.4 is Touch Key input $1-0$ P3MOD4         R/W         00         00: Mode0; 01: Mode1; 10: Mode2 11: Mode3, P3.4 is Touch Key input $1-0$ P3MOD5         R/W         00         00: Mode0; 01: Mode1; 10: Mode2 11: Mode3, P3.4 is Touch Key input $1-0$ P3MOD4         R/W         00         00: 1/2 duty, 1/2 Timer1 overflow frequency $01: 1/3 duty, 1/4 Timer1 overflow frequency         01: 1/3 duty, 1/3 Timer2 overflow frequency         010: 1/3 duty, 1/3 Timer2 overflow frequency           010: 1/3 duty, 1/3 Timer2 overflow frequency         10: 2/3 duty, 1/3 Timer2 overflow frequency         010: 1/3 duty, 1/3 Timer2 overflow frequency           010: 1/3 duty, 1/3 Timer2 overflow frequency         010: 1/3 duty, 1/3 Timer2 overflow frequency         010: 1/3 duty, 1/3 Timer2 overflow frequency           010: 1/3 duty, 1/3 Timer2 overflow frequency         $											
A5h         P3MODH         I1: Mode3, P3.6 is T1B output           3-2         P3MOD5         R/W         00         P3.5 Pin Control           3-2         P3MOD4         R/W         00         00: Mode0; 01: Mode1; 10: Mode2           1-0         P3MOD4         R/W         00         00: Mode0; 01: Mode1; 10: Mode2           1-0         P3MOD4         R/W         00         00: Mode0; 01: Mode1; 10: Mode2           1-0         P3MOD4         R/W         00         00: Mode0; 01: Mode1; 10: Mode2           1-0         P3MOD4         R/W         00         00: Mode3, P3.4 is Touch Key input           1-0         P3MOD4         R/W         00         00: 1/2 duty, 1/2 Timer1 overflow frequency           01: 1/3 duty, 1/3 Timer1 overflow frequency         01: 1/3 duty, 1/3 Timer2 overflow frequency         01: 1/3 duty, 1/3 Timer2 overflow frequency           00: 1/2 duty, 1/2 Timer2 overflow frequency         01: 1/4 duty, 1/4 Timer2 overflow frequency         01: 1/4 duty, 1/3 Timer2 overflow frequency           01: 1/3 duty, 1/3 Timer2 overflow frequency         00: 1/3 duty, 1/3 SYSCLK frequency         00: 1/2 duty, 1/3 SYSCLK frequency           00: 1/2 duty, 1/4 Timer2 overflow frequency         00: 1/4 duty, 1/4 SYSCLK frequency         00: 1/4 duty, 1/4 SYSCLK frequency           00: 1/2 duty, 1/3 SYSCLK frequency         00: 1/2 d											
ASh       P3MODH $3-2$ P3MOD5       R/W       00       P3.5 Pin Control $3-2$ P3MOD5       R/W       00       00: Mode0; 01: Mode1; 10: Mode2       11: Mode3, P3.5 is T1O output $1-0$ P3MOD4       R/W       00       00: Mode0; 01: Mode1; 10: Mode2       11: Mode3, P3.5 is T1O output $1-0$ P3MOD4       R/W       00       00: Mode0; 01: Mode1; 10: Mode2       11: Mode3, P3.4 is Touch Key input $7-6$ T10CON       R/W       00       00: Mode0; 01: Mode1; 10: Mode2       11: Mode3, P3.4 is Touch Key input $7-6$ T10CON       R/W       00       00: 1/2 duty, 1/2 Timer1 overflow frequency       01: 1/3 duty, 1/4 Timer2 overflow frequency $10: 1/4$ duty, 1/4 Timer2 overflow frequency       00: 1/2 duty, 1/2 Timer2 overflow frequency       00: 1/2 duty, 1/3 Timer2 overflow frequency $10: 1/4$ duty, 1/4 Timer2 overflow frequency       00: 1/2 duty, 1/3 Timer2 overflow frequency       10: 2/3 duty, 1/3 SYSCLK frequency $10: 2/3$ duty, 1/4 Timer2 overflow frequency       00: 1/2 duty, 1/2 SYSCLK frequency       10: 1/4 duty, 1/4 SYSCLK frequency $2-0$ TCOCON       R/W       000       01: 1/4 duty, 1/4 SYSCLK frequency       10: 1/2 duty, 1/3 SYSCLK frequency $10: 1/4$ duty, 1/4 SYSCLK frequency       10: 1/2 duty, 1/3 SYSCLK frequen			5~4	P3MOD6	R/W	00					
A6h         TOCON         R/W         00         P3MOD5         R/W         00 $3-2$ P3MOD5         R/W         00         00: Mode0; 01: Mode1; 10: Mode2 $1-0$ P3MOD4         R/W         00         00: Mode0; 01: Mode1; 10: Mode2 $1-0$ P3MOD4         R/W         00         00: Mode0; 01: Mode1; 10: Mode2 $1-0$ P3MOD4         R/W         00         00: Mode0; 01: Mode1; 10: Mode2 $1-0$ P3MOD4         R/W         00         00: Mode1; 10: Mode1; 10: Mode2 $1-0$ P3MOD5         R/W         00         00: Mode0; 01: Mode1; 10: Mode2 $1-0$ P3MOD4         R/W         00         00: Mode0; 01: Mode1; 10: Mode2 $1-0$ P3MOD4         R/W         00         00: Mode1; 10: Mode1; 10: Mode2 $1-0$ P3MOD4         R/W         00         01: 1/2 duty, 1/2 Timerl overflow frequency $000$ 11: Mode3, P3.5 is Tucourbol         T20 pin duty and frequency control         000: 1/2 duty, 1/3 Timer2 overflow frequency $000$ 11: 3/4 duty, 1/4 timer2 overflow frequency         110: 2/3 duty, 1/3 SYSCL frequency         110: 1/4 duty, 1/4 SYSCL frequency $100: 1/2 duty, 1/3 thyre1 /$	A5h	P3MODH									
A6h         TOCON $R/W$ 00 $R/W$ $R/W$ 00 $R/W$ </td <th></th> <th></th> <td>2 2</td> <td>DALODS</td> <td>DAV</td> <td>00</td> <td></td>			2 2	DALODS	DAV	00					
A6h         TOCON         R/W         00         P3.4 Pin Control $3.6h$ TOCON         R/W         00         P3.4 Pin Control         00: Model; 10: Model; 10: Mode2 $3.6h$ T10CON         R/W         00         00: Mode0; 01: Mode1; 10: Mode2         11: Mode3, P3.4 is Touch Key input $7-6$ T10CON         R/W         00         00: 1/2 duty, 1/2 Timer1 overflow frequency         00: 1/2 duty, 1/3 Timer1 overflow frequency $5\sim3$ T2OCON         R/W         000         00: 1/2 duty, 1/3 Timer2 overflow frequency         00: 1/2 duty, 1/3 Timer2 overflow frequency $5\sim3$ T2OCON         R/W         000         00: 1/2 duty, 1/3 Timer2 overflow frequency $00: 1/2 duty, 1/3 Timer2 overflow frequency         00: 1/2 duty, 1/3 Timer2 overflow frequency         01: 1/3 duty, 1/3 Timer2 overflow frequency           00: 1/2 duty, 1/3 Timer2 overflow frequency         00: 1/2 duty, 1/3 Timer2 overflow frequency         00: 1/2 duty, 1/3 SYSCLK frequency           00: 1/2 duty, 1/3 Timer2 overflow frequency         00: 1/2 duty, 1/3 SYSCLK frequency         00: 1/2 duty, 1/3 SYSCLK frequency           2-0         TCOCON         R/W         00         01: 1/4 duty, 1/4 SYSCLK frequency           10: 1/2 duty, 1/3 SYSCLK frequency         10: 1/2 duty, 1/3 SYSCLK frequency         11: 3/4 dut$				P3MOD5	R/W	00					
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$											
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$			1~0	P3MOD4	R/W	00					
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$				1 510004	IX/ W	00					
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $											
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$				TIOCOL	D ALL	0.0					
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$			/~6	TIOCON	R/W	00					
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$											
A6h       TOCON $5-3$ T2OCON $R/W$ 000       001: 1/3 duty, 1/3 Timer2 overflow frequency         A6h       TOCON $5-3$ T2OCON $R/W$ 000       001: 1/3 duty, 1/3 Timer2 overflow frequency         A6h       TOCON $-3$ T2OCON $R/W$ 000       001: 1/3 duty, 1/3 Timer2 overflow frequency         101: 2/3 duty, 1/4 Timer2 overflow frequency       100: 3/4 duty, 1/4 Timer2 overflow frequency       1000         101: 3/4 duty, 1/4 Timer2 overflow frequency       1000       000: 1/2 duty, 1/2 SYSCLK frequency         000: 1/2 duty, 1/3 SYSCLK frequency       001: 1/4 duty, 1/4 SYSCLK frequency       010: 1/4 duty, 1/4 SYSCLK frequency         101: 2/3 duty, 1/3 SYSCLK frequency       101: 2/3 duty, 1/3 SYSCLK frequency       101: 2/3 duty, 1/3 SYSCLK frequency         101: 2/3 duty, 1/3 SYSCLK frequency       101: 2/3 duty, 1/4 SYSCLK frequency       111: 3/4 duty, 1/2 SYSCLK frequency         101: 2/3 duty, 1/3 SYSCLK frequency       111: 3/4 duty, 1/2 SYSCLK frequency       111: 3/4 duty, 1/2 SYSCLK frequency         101: 2/3 duty, 1/3 SYSCLK frequency       110: $V_{DD}= V_{BAT} * 145/300 - V_{BAT} * 188/300$ V_D         VDD = V_BAT       1: $V_{DD} = V_{BAT} * 145/300 - V_{BAT} * 188/300$ V_D         VDD = V_BAT       1: $V_{DD} = V_{BAT} * 145/300 $ in Fast/Slow mode       000 ~ 010: Invalid </td <th></th> <th></th> <td></td> <td></td> <td rowspan="2"></td> <td rowspan="3">000</td> <td></td>						000					
A6h       TOCON $R/W$ 000       010: 1/4 duty, 1/4 Timer2 overflow frequency 101: 2/3 duty, 1/3 Timer2 overflow frequency 110: 3/4 duty, 1/4 Timer2 overflow frequency         A6h       TOCON $R/W$ 000       010: 1/4 duty, 1/4 Timer2 overflow frequency         2~0       TCOCON $R/W$ 000       010: 1/3 duty, 1/3 SYSCLK frequency         001: 1/3 duty, 1/3 SYSCLK frequency       001: 1/4 duty, 1/4 SYSCLK frequency       001: 1/4 duty, 1/2 SYSCLK frequency         010: 1/4 duty, 1/2 SYSCLK frequency       010: 1/4 duty, 1/2 SYSCLK frequency       101: 2/3 duty, 1/3 SYSCLK frequency         101: 2/3 duty, 1/3 SYSCLK frequency       101: 2/3 duty, 1/3 SYSCLK frequency       101: 2/3 duty, 1/3 SYSCLK frequency         101: 2/3 duty, 1/3 SYSCLK frequency       101: 2/3 duty, 1/3 SYSCLK frequency       101: 2/3 duty, 1/3 SYSCLK frequency         101: 2/3 duty, 1/3 SYSCLK frequency       101: 3/4 duty, 1/4 SYSCLK frequency       111: 3/4 duty, 1/2 SYSCLK frequency         111: 3/4 duty, 1/2 SYSCLK frequency       111: 3/4 duty, 1/2 SYSCLK frequency       111: V <sub>DD</sub> =V <sub>BAT</sub> *145/300~V <sub>BAT</sub> *188/300         A7h       VCON       5~3       VSET2       R/W       0       0         VDD       5~3       VSET2       R/W       011       100: V <sub>DD</sub> =V <sub>BAT</sub> *145/300 in Fast/Slow mode											
A6h       TOCON       Image: Construct of the second seco			5~3	T2OCON	R/W						
A6h       TOCON       Image:			00	120001	K/ W	000					
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	A (1	TOCON									
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	A6h	TOCON				<u> </u>					
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$											
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$											
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$											
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$			2~0	TCOCON	R/W	000					
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$			- 0	100001		000					
$\begin{array}{ c c c c c c c } \hline & & & & & & & & & & & & & & & & & & $											
6PWRSAVR/W0 $V_{DD}$ voltage control. 0: $V_{DD}=V_{BAT}$ 1: $V_{DD}=V_{BAT}*145/300 \sim V_{BAT}*188/300$ A7hVCON5~3VSET2R/W011 $V_{DD}$ voltage setting in Fast/Slow mode 000 ~ 010: Invalid 011: $V_{DD}=V_{BAT}*145/300$ in Fast/Slow mode											
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$											
A7hVCON $1: V_{DD} = V_{BAT} * 145/300 \sim V_{BAT} * 188/300$ A7h $V_{DD}$ $V_{DD}$ $V_{DD}$ $V_{DD}$ $V_{DD}$ $V_{DD}$ $V_{DD} = V_{BAT} * 145/300$ in Fast/Slow mode $V_{DD} = V_{BAT} * 145/300$ in Fast/Slow mode $V_{DD} = V_{BAT} * 145/300$ in Fast/Slow mode							V <sub>DD</sub> voltage control.				
A7hVCON $5\sim3$ VSET2R/W011 $V_{DD}$ voltage setting in Fast/Slow mode while PWRSAV=1. 000 ~ 010: Invalid 011: $V_{DD}=V_{BAT}*145/300$ in Fast/Slow mode5 $\sim3$ VSET2R/W011100: $V_{DD}=V_{BAT}*156/300$ in Fast/Slow mode			6	PWRSAV	R/W	0	0: $V_{DD} = V_{BAT}$				
A7h         VCON $5 \sim 3$ VSET2         R/W         011         000 ~ 010: Invalid 011: V <sub>DD</sub> =V <sub>BAT</sub> *145/300 in Fast/Slow mode           100: V <sub>DD</sub> =V <sub>BAT</sub> *156/300 in Fast/Slow mode $000 \sim 010$ $000 \sim 010$ $000 \sim 010$							1: $V_{DD} = V_{BAT} * 145/300 \sim V_{BAT} * 188/300$				
A7h         VCON $5 \sim 3$ VSET2         R/W         011         000 ~ 010: Invalid 011: V <sub>DD</sub> =V <sub>BAT</sub> *145/300 in Fast/Slow mode           100: V <sub>DD</sub> =V <sub>BAT</sub> *156/300 in Fast/Slow mode $000 \sim 010$ $000 \sim 010$ $000 \sim 010$											
A/n VCON 5~3 VSET2 R/W 011 100: $V_{DD}=V_{BAT}*156/300$ in Fast/Slow mode							000 ~ 010: Invalid				
$5 \sim 3$ VSET2 R/W 011 100: V <sub>DD</sub> =V <sub>BAT</sub> *156/300 in Fast/Slow mode	A 7h	VCON					011: V <sub>DD</sub> =V <sub>BAT</sub> *145/300 in Fast/Slow mode				
101: $V_{DD}=V_{BAT}*167/300$ in Fast/Slow mode	A/II	VUUN	5~3	VSET2	R/W	011	100: V <sub>DD</sub> =V <sub>BAT</sub> *156/300 in Fast/Slow mode				
110: $V_{DD}=V_{BAT}*177/300$ in Fast/Slow mode											
111: $V_{DD} = V_{BAT} * 188/300$ in Fast/Slow mode											
$V_{\rm pre}$ voltage setting in Idle/Stop mode while PWPSAV-1 Definition is t			2.0	Vermi	DAV	011	$V_{DD}$ voltage setting in Idle/Stop mode while PWRSAV=1. Definition is the				
$2 \sim 0$ VSET1 R/W 011 VDD voltage setting in interstop mode while r wKSAV=1. Definition is a same as VSET2.			2~0	VSEII	K/ W	011					



Adr						Description					
	7     EA     R/W     0     Global interrupt enable control.       0: Disable all Interrupts.										
		7	EA	R/W	0						
						1: Each interrupt is enabled or disabled by its own interrupt control bit.					
		5	ET2	R/W	0	Set 1 to enable Timer2 interrupt					
A8h	IE	4	ES	R/W	0	Set 1 to enable Serial Port (UART) Interrupt					
		3	ET1	R/W	0	Set 1 to enable Timer1 Interrupt					
		2	EX1	R/W	0	Set 1 to enable external INT1 pin Interrupt & Stop mode wake up capability					
		1	ET0	R/W	0	Set 1 to enable Timer0 Interrupt					
		0	EX0	R/W	0	Set 1 to enable external INTO pin Interrupt & Stop mode wake up capability					
		4	SPIE	R/W	0	Set 1 to enable SPI Interrupt					
	INTE1	3	TKIE	R/W	0	Set 1 to enable Touch Key Interrupt					
A9h		2	EX2	R/W	0	Set 1 to enable external INT2 pin Interrupt & Stop mode wake up capability					
		1	P1IE	R/W	0	Set 1 to enable Port1 Pin Change Interrupt					
		0	TM3IE	R/W	0	Set 1 to enable Timer3 Interrupt					
		7	TKEOC	R	-	Touch Key End of Conversion (for S/W Mode)					
		6	TKOVF	R	_	Touch Key Counter Overflow (for S/W Mode)					
		5~4	TKDH	R	-	Touch Key Counter Data 9~8 (for S/W Mode)					
ABh	ATKDT					Touch Key Auto Scan Result (for H/W ATK Mode)					
		2.0	ATVDT	D		xxx1: TK0 has a Touch event xx1x: TK1 has a Touch event					
		3~0	ATKDT	R	-	x1x: TK2 has a Touch event					
						1xxx: TK3 has a Touch event					
				R	_	Touch Key Counter Data 7~0 (for S/W Mode)					
					1	Touch Key Power Down (for S/W mode)					
		7	TKPD	R/W	1	0: Touch Key enable; 1: Touch Key disable					
						Touch Key Conversion Time (for both S/W and H/W ATK mode)					
		6~4	TKTMR	R/W	100	000: Conversion time shortest					
		0.	11110110	10 11	100						
						111: Conversion time longest					
						Touch Key Channel Select (for S/W Mode) 0000: TK0 (P1.7)					
						0001: TK1 (P1.6)					
						0010: TK2 (P1.5)					
						0011: TK3 (P1.4)					
ADh	TKCON					0100: TK4 (P1.3)					
						0101: TK5 (P1.2)					
		•				0110: TK6 (P1.1)					
		3~0	TKCHS	R/W	1111	0111: TK7 (P3.4)					
						1000: TK8 (P3.3) 1001: TK9 (P3.1)					
						1001. TK10 (P1.0)					
						1011: TK11 (P3.7)					
						1100: TK12 (P3.6)					
						1101: TK13 (P3.5)					
						1110: un-defined					
						1111: Internal Reference Capacitor					
		3	TKAUTO	R/W	0	Touch Key Auto Scan Mode Enable 0: S/W Mode					
		5	INAUIU	17/ VV	0	1: H/W ATK Mode					
						Touch Key Scan Rate (for H/W ATK Mode)					
		2	ATKRATE	R/W	0	0: 125ms ATK scan rate					
AEh	TKCON2					1: 62ms ATK scan rate					
						Touch Key Auto Scan Channel Number (for H/W ATK Mode)					
			D		00: ATK only detect TK0						
		1~0	ATKNUM	R/W	11	01: ATK detect TK0 and TK1					
						10: ATK detect TK0~TK2					
						11: ATK detect TK0~TK3					



Adr	SFR	Bit#	Bit Name	R/W	Rst	Description			
		6~5	SXTGAIN	R/W	11	SXT oscillator gain			
		4	TORFC	R/W	0	0=Lowest gain, 3=Highest Gain Timer0 Counter mode (CT0N=1) input select 0: T0 (P3.4) pin 1. DEC Club Limit Life 1/4/16/64			
AFh	RFCON	3~2	RFCPSC	R/W	11	1: RFC Clock divided by 1/4/16/64 RFC clock divider to Timer0 00: divided by 64 01: divided by 16 10: divided by 4 11: divided by 1			
		1~0	RFCS	R/W	00	Select RFC convert channel. 00: RFC0R (P0.1) 01: RFC1R (P0.2) 10: RFC2R (P0.3)			
B0h	P3	7~0	P3	R/W	FFh	Port 3 data			
		7	DSPON	R/W	0	Set 1 to enable LCD or LED Display			
		6	LCDCLK	R/W	0	LCD / LED clock source 0: SXT; 1: FRC/64			
		5~4	LCDFMR	R/W	10	0: SXT; 1: FRC/64 LCD Frame Rate, 3=Highest; 0=Lowest			
	LCON	3	LCDBIAS	R/W	0	LCD Bias control 0: 1/3, 1: 1/4			
B1h		2~0	LCDUTY	R/W	111	LCD duty control. 000: 1/3 duty, P2.0~P2.3 are I/O pins 001: 1/4 duty, P2.0~P2.3 are I/O pins 010: 1/5 duty, P2.0~P2.3 are I/O pins 011: 1/6 duty, P2.0~P2.3 are I/O pins 100: 1/7 duty, P2.3 is LCD COM pin, P2.0~P2.2 are I/O pins 101: 1/8 duty, P2.2~P2.3 are LCD COM pins, P2.0~P2.1 are I/O pins 110: 1/9 duty, P2.1~P2.3 are LCD COM pins, P2.0 is I/O pin 111: 1/10 duty, P2.0~P2.3 are LCD COM pins			
		5	LEDMODE	R/W	0	LCD / LED mode select for COM and SEG pins 0: LCD mode; 1: LED mode			
		4	LEDPL	R/W	1	LED Polarity			
B2h	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$		LCD Brightness, VL1 Bias Voltage level control 0000: VL1= $V_{BAT}$ *22/66 0001: VL1= $V_{BAT}$ *23/66 0010: VL1= $V_{BAT}$ *24/66 0011: VL1= $V_{BAT}$ *25/66 0100: VL1= $V_{BAT}$ *26/66 0101: VL1= $V_{BAT}$ *27/66 0110: VL1= $V_{BAT}$ *28/66 0111: VL1= $V_{BAT}$ *29/66 1000: VL1= $V_{BAT}$ *30/66 1001: VL1= $V_{BAT}$ *31/66 1011: VL1= $V_{BAT}$ *33/66 1100: VL1= $V_{BAT}$ *33/66 1100: VL1= $V_{BAT}$ *33/66						
B3h	B3hTM3SEC7~0TM3SECR-Timer3 count data bit 22~15B4hTM3DL7~0TM3DLR-Timer3 count data bit 7~0								
B4h				_					
B5h	TM3DH	6~0	TM3DH	R	-	Timer3 count data bit 14~8			
B6h	TM3RLD	7~0 7	TM3RLD TM3ADJS	R/W R/W	00h 0	Timer3 overflow reload data for Timer3 bit 22~15 (TM3SEC) Timer3 adjustment sign 0: Timer3 positive adjust, to increase Timer3 counting rate 1: Timer3 negative adjust, to decrease Timer3 counting rate			
B7h	TM3ADJ	6~0	TM3ADJ	R/W	00h	Timer's adjust magnitude, 0.477 ppm per LSB. The adjustment is calculated as $\pm$ TM3ADJ*0.477ppm. The total adjustable range is $\pm$ 61ppm.			



Adr	SFR	Bit#	Bit Name	R/W	Rst	Rst Description			
		5	PT2	R/W	0				
		4	PS	R/W	0	Serial Port (UART) Interrupt Priority Low bit			
D.O.		3	PT1	R/W	0	Timer1 Interrupt Priority Low bit			
B8h	IP	2	PX1	R/W	0	External INT1 Pin Interrupt Priority Low bit			
		1	PT0	R/W	0	Timer0 Interrupt Priority Low bit			
		0	PX0	R/W	0	External INTO Pin Interrupt Priority Low bit			
		5	PT2H	R/W	0	Timer2 Interrupt Priority High bit			
		4	PSH	R/W	0	Serial Port (UART) Interrupt Priority High bit			
DOL	IDH	3	PT1H	R/W	0	Timer1 Interrupt Priority High bit			
B9h	IPH	2	PX1H	R/W	0	External INT1 Pin Interrupt Priority High bit			
		1	PT0H	R/W	0	Timer0 Interrupt Priority High bit			
		0	PX0H	R/W	0	External INTO Pin Interrupt Priority High bit			
	4 PSPI R/W 0 SPI Interrupt Priority Low bit		SPI Interrupt Priority Low bit						
		3	PTKI	R/W	0	Touch Key Interrupt Priority Low bit			
BAh	BAh IP1		PX2	R/W	0	External INT2 Pin Interrupt Priority Low bit			
		1	PP1	R/W	0	Port1 pin change Interrupt Priority Low bit			
		0	PT3	R/W	0	Timer3 Interrupt Priority Low bit			
			PSPIH	R/W	0	SPI Interrupt Priority High bit			
	BBh IP1H		PTKIH	R/W	0	Touch Key Interrupt Priority High bit			
BBh			PX2H	R/W	0	External INT2 Pin Interrupt Priority High bit			
			PP1H	R/W	0	Port1 Interrupt Priority High bit			
		0	PT3H	R/W	0	Timer3 Interrupt Priority High bit			
			SPEN	R/W	0	Set 1 to enable SPI & P2.4~P2.6 SPI pin function			
						SPI Master Mode Enable.			
		6 MSTR	MSTR	R/W	0	0: Slave Mode			
						1: Master Mode			
		5	CPOL	R/W	0	SPI Clock Polarity 0: SCK is low in idle state			
		5 (	CPUL	K/ W	0	1: SCK is high in idle state			
						SPI Clock Phase			
BCh	SDCON	4	CPHA	R/W	0	0: Data sampled on first edge of SCK period			
BCn	SPCON					1: Data sampled on second edge of SCK period			
						SPI LSB First.			
		2	LSBF	R/W	0	0: MSB first			
						1: LSB first			
						SPI Clock Rate. 00: F <sub>SYSCLK</sub> /2			
		1~0	SPCR	R/W	00	$01: F_{\text{SYSCLK}}/4$			
		10	SICK	10	00	10: F <sub>SYSCLK</sub> /8			
						11: $F_{SYSCLK}/16$			
						SPI Interrupt Flag			
		7	SPIF	R/W	0	Set by H/W at the end of a data transfer. Cleared by H/W when interrupt is			
						vectored into. Write 0 to this bit will clear this flag.			
		6	WCOL	R/W	0	Write Collision Interrupt Flag Set by H/W if write data to SPDAT when SPBSY=1. Write 0 to this bit or			
		0	WCOL	10/ 10	0	rewrite data to SPDAT when SPBSY=0 will clear this flag.			
DDI	CDCT (					Receive Buffer Overrun Flag			
BDh	SPSTA	4	RCVOVF	R/W	0	Set by H/W at the end of a data transfer and RCVBF=1. Write 0 to this bit			
						or read SPDAT register will clear this flag.			
		_	D (7175 -	D	~	Receive Buffer Full Flag			
		3	RCVBF	R/W	0	Set by H/W at the end of a data transfer. Write 0 to this bit or read SPDAT			
						register will clear this flag. SPI Busy Flag (Read Only)			
		2	SPBSY	R	-	Set by H/W when a SPI transfer is in progress.			
						SPI Transmit and Receive Data			
<b>DE</b> L	SDD & T	7 0	<b>ና D T A T</b>	D/W	00h	The SPDAT register is used to transmit and receive data. Writing data to			
BEh	SPDAT	7~0	SPDAT	R/W	oon	SPDAT place the data into shift register and start a transfer when in Master			
						mode. Reading SPDAT returns the contents of the receive buffer.			



Adr										
C4h	ATKCMP0	7~0	ATKCMP0	R/W	40h	Data Threshold Compared with TK0 scan (for H/W ATK Mode)				
C5h	ATKCMP1	7~0	ATKCMP1	R/W	40h	Data Threshold Compared with TK1 scan (for H/W ATK Mode)				
C6h	ATKCMP2	7~0	ATKCMP2	R/W	40h	Data Threshold Compared with TK2 scan (for H/W ATK Mode)				
C7h	ATKCMP3	7~0	ATKCMP3	R/W	40h	Data Threshold Compared with TK3 scan (for H/W ATK Mode)				
		7	TF2	This bit must be cleared by S/W.						
		6	6       EXF2       R/W       0       T2EX interrupt pin falling edge flag         5       Set when a capture or a reload is caused by a negative trapin if EXEN2=1. This bit must be cleared by S/W.							
		5       RCLK       R/W       0       UART receive clock control bit 0: Use Timer1 overflow as receive clock for serial port in mode 1 or 3 1: Use Timer2 overflow as receive clock for serial port in mode 1 or 3								
		4	TCLK	R/W	0	UART transmit clock control bit 0: Use Timer1 overflow as transmit clock for serial port in mode 1 or 3 1: Use Timer2 overflow as transmit clock for serial port in mode 1 or 3				
C8h	T2CON	3	EXEN2	R/W	0	<ul> <li>T2EX pin enable</li> <li>0: T2EX pin disable</li> <li>1: T2EX pin enable, it cause a capture or reload when a negative transition on T2EX pin is detected if RCLK=TCLK=0</li> </ul>				
		2	TR2	R/W	0	Timer2 run control. 1:timer runs; 0:timer stops				
		1	CT2N	R/W	0	Timer2 Counter/Timer select bit 0: Timer mode, Timer2 data increases at 2 System clock cycle rate 1: Counter mode, Timer2 data increases at T2 pin's negative edge				
		0 CPRL2N		R/W	0	<ul> <li>Timer2 Capture/Reload control bit</li> <li>Reload mode, auto-reload on Timer2 overflows or negative transitions on T2EX pin if EXEN=1.</li> <li>Capture mode, capture on negative transitions on T2EX pin if EXEN2=1.</li> <li>If RCLK=1 or TCLK=1, CPRL2N is ignored and timer is forced to auto-reload on Timer2 overflow.</li> </ul>				
CAh	RCP2L	7~0	RCP2L	R/W	00h	Timer2 reload/capture data low byte				
CBh	RCP2H	7~0	RCP2H	R/W	00h					
CCh	TL2	7~0	TL2	R/W	00h					
CDh	TH2	7~0	TH2	R/W	00h	Timer2 data high byte				
		7	CY	R/W	0	ALU carry flag				
		6	AC	R/W	0	ALU auxiliary carry flag				
		5	F0	R/W	0	General purpose user-definable flag				
D0h	PSW	4	RS1	R/W	0	Register Bank Select bit 1				
Don	1500	3	RS0	R/W	0	Register Bank Select bit 0				
		2	OV	R/W	0	ALU overflow flag				
1		1	F1	R/W	0	General purpose user-definable flag				
		0	Р	R/W	0	Parity flag				
		7	SCKTYPE	R/W	0	Slow clock Type. This bit can be changed only in Fast mode (SELFCK=1). Software must setup RFC oscillating circuitry before set this bit to 1. 0: SXT; 1: RFC				
		5	SELFCK	R/W	1	System clock select. This bit can be changed only when STPFCK=0. 0: Slow clock; 1: Fast clock				
		4	STPPCK	R/W	0	Set 1 to stop UART/Timer0/1/2 clock in Idle mode for current reducing.				
		3	STPFCK	R/W	0	Set 1 to stop Fast clock for power saving in Slow/Idle mode. This bit can be changed only in Slow mode.				
D8h	CLKCON	2~0	CLKPSC	R/W	111	System clock prescaler. 000: System clock is Fast/Slow clock divided by 128 001: System clock is Fast/Slow clock divided by 64 010: System clock is Fast/Slow clock divided by 32 011: System clock is Fast/Slow clock divided by 16 100: System clock is Fast/Slow clock divided by 8 101: System clock is Fast/Slow clock divided by 4 110: System clock is Fast/Slow clock divided by 2 111: System clock is Fast/Slow clock divided by 1				



Adr	SFR	Bit#	Bit Name	R/W	Rst	Description
E0h	ACC	7~0 ACC R/W 00h Accumulator				
F0h	В	7~0	В	R/W	00h	B register
			TKSOC	R/W	0	Rising edge of this bit will trigger a Touch Key conversion (for S/W Mode). Basically, this bit is automatically cleared by H/W after end of conversion. However, if the SYSCLK is too slow, H/W might fail to clear TKSOC due to clock sampling rate issue.
F8h	AUX1	3	CLRWDT	R/W	0	Set to 1 to clear Watch Dog Timer
		2	CLRTM3	R/W	0	Set 1 to Clear Timer3
	1		STPRFC	R/W	0	Set 1 to stop RFC clock oscillating
			DPSEL	R/W	0	Active DPTR Select

Adr	Flash	Bit#	Bit Name	Description
3FFEh	CFGWL	7~0	-	_
		7	PROT	Flash Code Protect, 1=Protect
	3FFFh CFGWH 5 MVCLOCK		XRSTE	Pin Reset enable, 1=enable.
3FFFh			MVCLOCK	If 1, the MOVC & MOVX instruction's accessibility to MOVC-Lock area is limited.
			WDTE	WDT Reset enable, 1=enable.
		1	LVRE	Low Voltage Reset enable, 1=enable.





## **INSTRUCTION SET**

Instructions are 1, 2 or 3 bytes long as listed in the 'byte' column below. Each instruction takes 1~8 System clock cycles to execute as listed in the 'cycle' column below.

	ARITHMETIC			
Mnemonic	Description	byte	cycle	opcode
ADD A,Rn	Add register to A	1	2	28-2F
ADD A,dir	Add direct byte to A	2	2	25
ADD A,@Ri	Add indirect memory to A	1	2	26-27
ADD A,#data	Add immediate to A	2	2	24
ADDC A,Rn	Add register to A with carry	1	2	38-3F
ADDC A,dir	Add direct byte to A with carry	2	2	35
ADDC A,@Ri	Add indirect memory to A with carry	1	2	36-37
ADDC A,#data	Add immediate to A with carry	2	2	34
SUBB A,Rn	Subtract register from A with borrow	1	2	98-9F
SUBB A,dir	Subtract direct byte from A with borrow	2	2	95
SUBB A,@Ri	Subtract indirect memory from A with borrow	1	2	96-97
SUBB A,#data	Subtract immediate from A with borrow	2	2	94
INC A	Increment A	1	2	04
INC Rn	Increment register	1	2	08-0F
INC dir	Increment direct byte	2	2	05
INC @Ri	Increment indirect memory	1	2	06-07
DEC A	Decrement A	1	2	14
DEC Rn	Decrement register	1	2	18-1F
DEC dir	Decrement direct byte	2	2	15
DEC @Ri	Decrement indirect memory	1	2	16-17
INC DPTR	Increment data pointer	1	4	A3
MUL AB	Multiply A by B	1	8	A4
DIV AB	Divide A by B	1	8	84
DA A	Decimal Adjust A	1	2	D4

	LOGICAL								
Mnemonic	Description	byte	cycle	opcode					
ANL A,Rn	AND register to A	1	2	58-5F					
ANL A,dir	AND direct byte to A	2	2	55					
ANL A,@Ri	AND indirect memory to A	1	2	56-57					
ANL A,#data	AND immediate to A	2	2	54					
ANL dir,A	AND A to direct byte	2	2	52					
ANL dir,#data	AND immediate to direct byte	3	4	53					
ORL A,Rn	OR register to A	1	2	48-4F					
ORL A,dir	OR direct byte to A	2	2	45					
ORL A,@Ri	OR indirect memory to A	1	2	46-47					
ORL A,#data	OR immediate to A	2	2	44					
ORL dir,A	OR A to direct byte	2	2	42					
ORL dir,#data	OR immediate to direct byte	3	4	43					
XRL A,Rn	Exclusive-OR register to A	1	2	68-6F					
XRL A,dir	Exclusive-OR direct byte to A	2	2	65					
XRL A, @Ri	Exclusive-OR indirect memory to A	1	2	66-67					
XRL A,#data	Exclusive-OR immediate to A	2	2	64					
XRL dir,A	Exclusive-OR A to direct byte	2	2	62					
XRL dir,#data	Exclusive-OR immediate to direct byte	3	4	63					
CLR A	Clear A	1	2	E4					
CPL A	Complement A	1	2	F4					



	LOGICAL			
Mnemonic	Description	byte	cycle	opcode
SWAP A	Swap Nibbles of A	1	2	C4
RL A	Rotate A left	1	2	23
RLC A	Rotate A left through carry	1	2	33
RR A	Rotate A right	1	2	03
RRC A	Rotate A right through carry	1	2	13

	DATA TRANSFER								
Mnemonic	Description	byte	cycle	opcode					
MOV A,Rn	Move register to A	1	2	E8-EF					
MOV A,dir	Move direct byte to A	2	2	E5					
MOV A,@Ri	Move indirect memory to A	1	2	E6-E7					
MOV A,#data	Move immediate to A	2	2	74					
MOV Rn,A	Move A to register	1	2	F8-FF					
MOV Rn,dir	Move direct byte to register	2	4	A8-AF					
MOV Rn,#data	Move immediate to register	2	2	78-7F					
MOV dir,A	Move A to direct byte	2	2	F5					
MOV dir,Rn	Move register to direct byte	2	4	88-8F					
MOV dir,dir	Move direct byte to direct byte	3	4	85					
MOV dir,@Ri	Move indirect memory to direct byte	2	4	86-87					
MOV dir,#data	Move immediate to direct byte	3	4	75					
MOV @Ri,A	Move A to indirect memory		2	F6-F7					
MOV @Ri,dir	Move direct byte to indirect memory	2	4	A6-A7					
MOV @Ri,#data	Move immediate to indirect memory	2	2	76-77					
MOV DPTR,#data	Move immediate to data pointer	3	4	90					
MOVC A,@A+DPTR	Move code byte relative DPTR to A	1	4	93					
MOVC A,@A+PC	Move code byte relative PC to A	1	4	83					
MOVX A,@Ri	Move external data(A8) to A	1	4	E2-E3					
MOVX A,@DPTR	Move external data(A16) to A	1	4	EO					
MOVX @Ri,A	Move A to external data(A8)	1	4	F2-F3					
MOVX @DPTR,A	Move A to external data(A16)	1	4	F0					
PUSH dir	Push direct byte onto stack	2	4	C0					
POP dir	Pop direct byte from stack	2	4	D0					
XCH A,Rn	Exchange A and register	1	2	C8-CF					
XCH A,dir	Exchange A and direct byte	2	2	C5					
XCH A,@Ri	Exchange A and indirect memory	1	2	C6-C7					
XCHD A,@Ri	Exchange A and indirect memory nibble	1	2	D6-D7					

BOOLEAN							
Mnemonic	Mnemonic Description						
CLR C	Clear carry	1	2	C3			
CLR bit	Clear direct bit	2	2	C2			
SETB C	Set carry	1	2	D3			
SETB bit	Set direct bit	2	2	D2			
CPL C	Complement carry	1	2	B3			
CPL bit	Complement direct bit	2	2	B2			
ANL C,bit	AND direct bit to carry	2	4	82			
ANL C,/bit	AND direct bit inverse to carry	2	4	B0			
ORL C,bit	OR direct bit to carry	2	4	72			
ORL C,/bit	OR direct bit inverse to carry	2	4	A0			
MOV C,bit	Move direct bit to carry	2	2	A2			
MOV bit,C	Move carry to direct bit	2	4	92			



	BRANCHING							
Mnemonic	Description	byte	cycle	opcode				
ACALL addr 11	Absolute jump to subroutine	2	4	11-F1				
LCALL addr 16	Long jump to subroutine	3	4	12				
RET	Return from subroutine	1	4	22				
RETI	Return from interrupt	1	4	32				
AJMP addr 11	Absolute jump unconditional	2	4	01-E1				
LJMP addr 16	Long jump unconditional	3	4	02				
SJMP rel	Short jump (relative address)	2	4	80				
JC rel	Jump on carry=1	2	4	40				
JNC rel	Jump on carry=0	2	4	50				
JB bit,rel	Jump on direct bit=1	3	4	20				
JNB bit,rel	Jump on direct bit=0	3	4	30				
JBC bit,rel	Jump on direct bit=1 and clear	3	4	10				
JMP @A+DPTR	Jump indirect relative DPTR	1	4	73				
JZ rel	Jump on accumulator=0	2	4	60				
JNZ rel	Jump on accumulator 0	2	4	70				
CJNE A, dir, rel	Compare A, direct, jump not equal relative	3	4	B5				
CJNE A,#data,rel	Compare A, immediate, jump not equal relative	3	4	B4				
CJNE Rn,#data,rel	Compare register, immediate, jump not equal relative	3	4	B8-BF				
CJNE @Ri,#data,rel	Compare indirect, immediate, jump not equal relative	3	4	B6-B7				
DJNZ Rn,rel	Decrement register, jump not zero relative	2	4	D8-DF				
DJNZ dir,rel	Decrement direct byte, jump not zero relative	3	4	D5				

	MISCELLANEOUS			
Mnemonic	Description	byte	cycle	opcode
NOP	No operation	1	2	00

In the above table, an entry such as E8-EF indicates a continuous block of hex opcodes used for 8 different registers, the register numbers of which are defined by the lowest three bits of the corresponding code. Non-continuous blocks of codes, shown as 11-F1 (for example), are used for absolute jumps and calls with the top 3 bits of the code being used to store the top three bits of the destination address.



# **ELECTRICAL CHARACTERISTICS**

#### **Absolute Maximum Ratings**

Parameter	Rating	Unit
Supply voltage	$V_{SS} - 0.3 \sim V_{SS} + 4.2$	
Input voltage	$V_{SS}-0.3 \sim V_{BAT}+0.3$	v
Output voltage	$V_{SS}-0.3 \sim V_{BAT}+0.3$	v
Maximum Operating Voltage	4.2	
Output current high per 1 pin / all pins	-20 / -50	
Output current low per 1 pin / all pins	+30 / +100	mA
Operating temperature	-40 ~ +85	°C
Storage temperature	-65 ~ +150	

#### **DC Characteristics** (T<sub>A</sub>=25°C)

Parameter	Sym	Condit	ions	Min	Тур	Max	Unit	
Innut High Voltage	V	all except P2.7	V <sub>BAT</sub> =3V	$0.6V_{BAT}$	_	_	v	
Input High Voltage	V <sub>IH</sub>	P2.7	V <sub>BAT</sub> =3V	$0.8V_{BAT}$	_	_	v	
Input Low Voltage	V <sub>IL</sub>	all Input	$V_{BAT}=3V$	-	-	$0.2V_{BAT}$	V	
I/O Port & LED SEG/COM pins Source Current	I <sub>OH</sub>	all except P2.7	V <sub>BAT</sub> =3V V <sub>OH</sub> =2.7V	2	4	_	mA	
I/O Port & LED SEG pins		all except P2.7	N/ 01/	6	12	-		
Sink Current	I <sub>OL</sub>	P2.7	V <sub>BAT</sub> =3V V <sub>OL</sub> =0.3V	5	9	_	mA	
LED COM pins Sink Current		COM0~5	V 0L-0.5 V	_	40	_		
Input Leakage Current (pin high)	I <sub>ILH</sub>	all Input	$V_{IN} = V_{BAT}$	-		1	uA	
Input Leakage Current (pin low)	I <sub>ILL</sub>	all Input	Vin=0V	-		-1	uA	
		Fast, 3.7MHz	V <sub>BAT</sub> =3V V <sub>DD</sub> =3V	_	970	_		
		Fast, 1.5MHz		-	160	-		
Downer Sweetly Comment	т	Slow, 32KHz	$V_{BAT}=3V$	-	4.2	-	uA	
Power Supply Current	I <sub>BAT</sub>	Slow, 2KHz	V <sub>DD</sub> =1.5V LCD On	_	1.2	_		
		Idle, 2KHz	202 01	_	1	_		
		Stop	V <sub>BAT</sub> =3V V <sub>DD</sub> =1.5V	_	0.3	_	uA	
Dull Up Desistor	D	all except P2.7	V <sub>BAT</sub> =3V	-	420	_	KΩ	
Pull-Up Resistor	R <sub>PU</sub>	P2.7	$V_{IN}=0V$	_	270	_	KΩ	


## **BandGap Reference Voltage**


Parameter	Sym	Conditions	Min	Тур	Max	Unit
PandCan Voltago	V	V <sub>BAT</sub> =3V, 25°C	1.14	1.2	1.26	V
BandGap Voltage	V <sub>BG</sub>	V <sub>BAT</sub> =2.2V~3.3V, -40°C~85°C	1.11	1.2	1.29	V




## **Clock Timing** (T<sub>A</sub>=25°C)

Parameter	Sym	Conditions		Min	Тур	Max	Unit
		$V_{DD}=3.0V$		-	3.75	-	
FRC Clock Frequency	F <sub>FRC</sub>	$V_{DD}=1.8V$	V <sub>BAT</sub> =3V	_	2.2	_	MHz
1 5		$V_{DD}=1.5V$		_	1.5	-	








FRC Frequency with Temperature,  $V_{DD}\!=3V$  &  $V_{DD}\!=2V$ 




### **V<sub>DD</sub>** Voltage Level

Parameter	Sym	Conditions		Min	Тур	Max
	V <sub>DD</sub>	V <sub>BAT</sub> =3.1V, VSET=3	25°C	_	1.50	_
		V <sub>BAT</sub> =2.8V, VSET=4	25°C	_	1.44	_
V Voltaga Laval		V <sub>BAT</sub> =3.1V, VSET=3	70°C	_	1.54	-
V <sub>DD</sub> Voltage Level		V <sub>BAT</sub> =2.8V, VSET=4	70°C		1.48	
		V <sub>BAT</sub> =3.1V, VSET=3	−20°C		1.47	
		$V_{BAT}$ =2.8V, VSET=4	−20°C		1.40	



 $V_{DD}$  Voltage with VSET1/2,  $V_{BAT}\!=\!2.5V\!\!\sim\!\!3.1V$ 





 $V_{DD}$  Voltage with VSET1/2, TA =  $-20^{\circ}C$ ~70°C




#### LVR/POR Level

Parameter	Sym	Conditions	Min	Тур	Max	Unit
LVR Voltage Level	V <sub>LVR</sub>	25°C	1.43	1.58	1.75	V
Power On Reset Voltage	V <sub>POR</sub>	25°C	1.6	1.8	2.0	V









# **PACKAGE INFORMATION**


## **Ordering Information**

Ordering Number	Package
TM52F2261-MTP-76	LQFP 64-pin (10x10 x1.4 mm)
TM52F2261-MTP-77	LQFP 80-pin (10x10 x1.4 mm)
TM52F2261-MTP	Wafer / Dice blank chip
TM52F2261-COD	Wafer / Dice with code
TM52F2264-MTP-76	LQFP 64-pin (10x10 x1.4 mm)
TM52F2264-MTP-77	LQFP 80-pin (10x10 x1.4 mm)
TM52F2264-MTP-72	LQFP 48-pin (7x7 x1.4 mm)
TM52F2264-MTP	Wafer / Dice blank chip
TM52F2264-COD	Wafer / Dice with code



### **Package Information**

#### LQFP-48 ( 7×7 mm ) Package Dimension



	MIN	NOM	MAX	MIN	NOM	MAX				
А	-	-	1.60	-	-	0.063				
A1	0.05	0.10	0.15	0.001	0.004	0.006				
A2	1.35	1.40	1.45	0.053	0.055	0.057				
В	0.17	0.22	0.27	0.007	0.009	0.011				
С	0.09	0.15	0.20	0.004	0.006	0.008				
D		9.00 BSC		0.354 BSC						
D1		7.00 BSC		0.276 BSC						
Е		9.00 BSC		0.354 BSC						
E1		7.00 BSC		0.276 BSC						
e		0.50 BSC			0.020 BSC					
L	0.45	0.60	0.75	0.018	0.024	0.030				
θ	0°	3.5°	$7^{\circ}$	0°	3.5°	7°				
JEDEC		MS-026 (BBC)								


\* NOTES : DIMENSION "DI " AND "EI " DO NOT INCLUDE MOLD

PROTRUSIONS. ALLOWABLE PROTRUSIONS IS 0.25 mm PER SIDE.

" D1 " AND " E1 " ARE MAXIMUM PLASTIC BODY SIZE DIMENSIONS INCLUDING MOLD MISMACH.



#### LQFP-64 ( 10×10mm ) Package Dimension




SYMBOL	DIMENSION IN MM			DIMENSION IN INCH			
	MIN	NOM	MAX	MIN	NOM	MAX	
А	-	-	1.60	-	-	0.063	
A1	0.05	0.10	0.15	0.002	0.004	0.006	
A2	1.35	1.40	1.45	0.053	0.055	0.057	
В	0.17	0.20	0.23	0.007	0.008	0.009	
С	0.09	0.13	0.16	0.004	0.005	0.006	
D	12.00 BASIC			0.472 BASIC			
D1	10.00 BASIC			0.394 BASIC			
Е	12.00 BASIC			0.472 BASIC			
E1	10.00 BASIC			0.394 BASIC			
e	0.50 BASIC			0.020 BASIC			
L	0.45	0.60	0.75	0.018	0.024	0.030	
θ	$0^{\circ}$	3.5°	$7^{\circ}$	0°	3.5°	$7^{\circ}$	
JEDEC	MS-026 (BCD)						

\* NOTES : DIMENSION "DI " AND "EI " DO NOT INCLUDE MOLD PROTRUSIONS. ALLOWABLE PROTRUSIONS IS 0.25mm PER SIDE.

" D1 " AND " E1 " ARE MAXIMUM PLASTIC BODY SIZE DIMENSIONS INCLUDING MOLD MISMACH.



#### LQFP-80 ( 10×10×1.4mm ) Package Dimension



SYMBOL	DIMENSION IN MM			DIMENSION IN INCH			
	MIN	NOM	MAX	MIN	NOM	MAX	
А	-	-	1.60	-	-	0.063	
A1	0.05	0.10	0.15	0.002	0.004	0.006	
A2	1.35	1.40	1.45	0.053	0.055	0.057	
В	0.13	0.18	0.23	0.005	0.007	0.009	
С	0.09	0.15	0.20	0.004	0.006	0.008	
D	12.00 BSC			0.472 BSC			
D1	10.00 BSC			0.374 BSC			
Е	12.00 BSC			0.472 BSC			
E1	10.00 BSC			0.394 BSC			
e	0.40 BSC			0.016 BSC			
L	0.45	0.60	0.75	0.018	0.024	0.030	
θ	0°	3.5°	$7^{\circ}$	$0^{\circ}$	3.5°	$7^{\circ}$	
JEDEC	MS-026 (BCE)						

 $\bigtriangleup$  \* Notes : dimension " d1 " and " e1 " do not include mold

PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 mm PER SIDE. D1 AND E1 ARE MAXIMUM PLASTIC BODY SIZE DIMENSIONS INCLUDING MOLD MISMACH.