

# **TM89 Series MCU** Instructions User Manual Rev V1.1

**tenx** reserves the right to change or discontinue the manual and online documentation to this product herein to improve reliability, function or design without further notice. **tenx** does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. **tenx** products are not designed, intended, or authorized for use in life support appliances, devices, or systems. If Buyer purchases or uses tenx products for any such unintended or unauthorized application, Buyer shall indemnify and hold tenx and its officers, employees, subsidiaries, affiliates and distributors harmless against all claims, cost, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use even if such claim alleges that tenx was negligent regarding the design or manufacture of the part.



### AMENDMENT HISTORY

Version	Date	Description	
V1.0	Nov, 2007	New release	
V1.1	May, 2014	Del p.45~53 ADCM/SBCM/ADDM/SUBM for operand "Rx"	



# CONTENTS

AMENDMENT HISTORY
Chapter 1 Instruction Set Quick Reference Table
Chapter 2 Instruction Set Explanation
2.1 Index Register Access Instructions9
2.2 RAM Data Transfer Instructions
2.3 LCD Instructions
2.4 Register Access Instructions
2.5 Arithmetic/Logic Operation Instructions44
2.6 I/O Port Instructions70
2.7 Table ROM Instructions79
2.8 RFC Function Instructions
2.9 Jump/Call Instructions
2.10 RAM Page/ROM Bank Setting Instructions95
2.11 Timer Instructions
2.12 Peripheral Function Instructions111
2.13 System Function Instructions117



## **Chapter 1 Instruction Set Quick Reference Table**

OPCODE	Instruction Type	Instruction Length	Instruction Cycle (machine cycle)	Data width Transferred in memory (bits)	Page
ADC	Arithmetic/ Logic Operation	1 word	4	4	45
ADCI	Arithmetic/ Logic Operation	1 word	4	4	58
<u>ADCM</u>	Arithmetic/ Logic Operation	1 word	4	4	46
ADD	Arithmetic/ Logic Operation	1 word	4	4	50
ADDI	Arithmetic/ Logic Operation	1 word	4	4	59
<u>ADDM</u>	Arithmetic/ Logic Operation	1 word	4	4	51
ADN	Arithmetic/ Logic Operation	1 word	4	4	55
ADNI	Arithmetic/ Logic Operation	1 word	4	4	61
<u>ALM</u>	Peripheral Function	1 word	4		115
AND	Arithmetic/ Logic Operation	1 word	4	4	55
<u>ANDI</u>	Arithmetic/ Logic Operation	1 word	4	4	64
<u>CAC</u>	Jump/ Call	multi- words	4 or 8		92
CALL	Jump/ Call	1 word	4		90
<u>CLPG</u>	RAM Page Setting	1 word	4		98
<u>CPHL</u>	Jump/ Call	1 word	4		91
<u>CPHLH</u>	Jump/ Call	2 words	8		92
<u>CPZR</u>	Jump/ Call	1 word	4		91
<u>CPZRH</u>	Jump/ Call	2 words	8		92
DAA	Arithmetic/ Logic Operation	1 word	4	4	61
<u>DAS</u>	Arithmetic/ Logic Operation	1 word	4	4	62
DEC*	Arithmetic/ Logic Operation	1 word	4	4	64
<u>DISTM</u>	Timer	1 word	4		110
<u>ELC</u>	Peripheral Function	1 word	4		114
ELZ	RAM Page Setting	1 word	4		97
EOR	Arithmetic/ Logic Operation	1 word	4	4	56
EORI	Arithmetic/ Logic Operation	1 word	4	4	65
ERX	RAM Page Setting	1 word	4		96
ERY	RAM Page Setting	1 word	4		95
<u>FAST</u>	System Function	1 word	4		123
<u>FRQ</u>	System Function	1 word	4	4/8	118
FRQX	System i uneuon	i woru	т		110



OPCODE	Instruction Type	Instruction Length	Instruction Cycle (machine cycle)	Data width Transferred in memory (bits)	Page
HALT	System Function	1 word	4		117
<u>IDC</u>	Index Register Access	1 word	4		9
IDC8	Index Register Access	1 word	4		9
<u>IDCH</u>	Index Register Access	1 word	4		9
INC*	Arithmetic/ Logic Operation	1 word	4	4	63
IPA	I/O Port	1 word	4	4	70
IPB	I/O Port	1 word	4	4	72
IPC	I/O Port	1 word	4	4	74
IPD	I/O Port	1 word	4	4	76
IPE	I/O Port	1 word	4	4	77
JAC	Jump/ Call	multi- words	4 or 8		93
JB0	Jump/ Call	1 word	4		86
JB1	Jump/ Call	1 word	4		86
JB2	Jump/ Call	1 word	4		87
JB3	Jump/ Call	1 word	4		87
JC	Jump/ Call	1 word	4		89
JMP	Jump/ Call	1 word	4		90
JNC	Jump/ Call	1 word	4		89
JNZ	Jump/ Call	1 word	4		88
JZ	Jump/ Call	1 word	4		88
LCB	LCD	1 word	4	Read: 4 Write: 8	32
LCD	LCD	1 word	4	8	35
LCDH	Table ROM	1 word	4	16	80
LCE	LCD	1 word	4	8	36
LCP	LCD	1 word	4	Read: 4 Write: 8	33
LCT	LCD	1 word	4	Read: 4 Write: 8	31
<u>LDA</u>	RAM Data Transfer	1 word	4	4	30
<u>LDH</u>	Table ROM	1 word	4	4	79
<u>LDL</u>	Table ROM	1 word	4	4	79
LDS	RAM Data Transfer	1 word	4	4	26
LDS8	RAM Data Transfer	1 word	4	8	26
<u>LDSH</u>	RAM Data Transfer	2 words	8	16	27
LID	RAM Data Transfer	1 word	4	4	22
LID8	RAM Data Transfer	1 word	4	8	22
<u>LIDH</u>	RAM Data Transfer	1 word	4	16	24
LSP	Register Access	1 word	4	4	39
MAF	Register Access	1 word	4	4	39
<u>MCX</u>	Register Access	1 word	4	3	41
<u>MDX</u>	Register Access	1 word	4	4	42
MHL	Index Register Access	1 word	4	16	17
<u>MKI</u>	Register Access	1 word	4	4	42



OPCODE	Instruction Type	Instruction Length	Instruction Cycle (machine cycle)	Data width Transferred in memory (bits)	Page
MMH	Register Access	1 word	4	4	37
MMW	Register Access	1 word	4	4	38
MRA	Register Access	1 word	4	1	40
MRF1	RFC Function	1 word	4	4	84
MRF2	RFC Function	1 word	4	4	84
MRF3	RFC Function	1 word	4	4	85
MRF4	RFC Function	1 word	4	4	85
MRH	Index Register Access	1 word	4	4	14
MRL	Index Register Access	1 word	4	4	13
<u>MRU</u>	Index Register Access	1 word	4	4	14
MRV	Index Register Access	1 word	4	4	14
MRW	RAM Data Transfer	1 word	4	4	29
<u>MSB</u>	Register Access	1 word	4	4	40
<u>MSC</u>	Register Access	1 word	4	4	41
MSD	Register Access	1 word	4	4	41
MULD	Arithmetic/ Logic Operation	1 word	4	4	44
<u>MULH</u>	Arithmetic/ Logic Operation	1 word	4	4	44
<u>MVL</u>	Index Register Access	1 word	4	4	10
<u>MVH</u>	Index Register Access	1 word	4	4	10
<u>MVU</u>	Index Register Access	1 word	4	4	10
<u>MVV</u>	Index Register Access	1 word	4	4	11
<u>MWM</u>	Register Access	1 word	4	4	38
MWR	RAM Data Transfer	1 word	4	4	29
MZR	Index Register Access	1 word	4	13	19
NOP	System Function	1 word	4		117
<u>OPA</u>	I/O Port	1 word	4	4	71
OPAS	I/O Port	1 word	4	2	71
OPB	I/O Port	1 word	4	4	73
OPC	I/O Port	1 word	4	4	74
OPD	I/O Port	1 word	4	4	76
OPE	I/O Port	1 word	4	4	78
OR	Arithmetic/ Logic Operation	1 word	4	4	57
<u>ORI</u>	Arithmetic/ Logic Operation	1 word	4	4	65
PLC	System Function	1 word	4		127
RF	System Function	1 word	4		125
<u>RF2</u>	System Function	1 word	4	1	126
RHL	Index Register	1 word	4	16	18



OPCODE	Instruction Type	Instruction Length	Instruction Cycle (machine cycle)	Data width Transferred in memory (bits)	Page
	Access				
<u>RLC</u>	Arithmetic/ Logic Operation	1 word	4	4	68
RTS	Jump/ Call	1 word	4		94
<u>RRC</u>	Arithmetic/ Logic Operation	1 word	4	4	67
RRL	Index Register Access	1 word	4	4	15
<u>RRH</u>	Index Register Access	1 word	4	4	15
<u>RRU</u>	Index Register Access	1 word	4	4	16
RRV	Index Register Access	1 word	4	4	16
<u>RTM2L</u> <u>RTM21</u> <u>RTM1H</u> <u>RTM3L</u> <u>RTM31</u>	Timer	1 word	4	4	108
<u>RVL</u>	Index Register Access	1 word	4	4	11
<u>RVH</u>	Index Register Access	1 word	4	4	12
<u>RVU</u>	Index Register Access	1 word	4	4	12
<u>RVV</u>	Index Register Access	1 word	4	4	12
<u>RZR</u>	Index Register Access	1 word	4	16	20
<u>SBC</u>	Arithmetic/ Logic Operation	1 word	4	4	47
<u>SBCI</u>	Arithmetic/ Logic Operation	1 word	4	4	59
<u>SBCM</u>	Arithmetic/ Logic Operation	1 word	4	4	49
<u>SBZ</u>	Peripheral Function	1 word	4		116
<u>SCA</u>	System Function	1 word	4		120
<u>SCC</u>	System Function	1 word	4		119
<u>SCNT</u>	RFC Function	1 word	4		82
<u>SCX</u>	System Function	1 word	4		120
SF	System Function	1 word	4		124
SF2	System Function	1 word	4		126
<u>SHE</u> <u>SHLX</u>	System Function Index Register	1 word 2 words	4 8		122 13
SIE*	Access System Function	1 word	4		121
<u>SIE*</u> <u>SL0</u> SL1	Arithmetic/ Logic Operation	1 word 1 word	4	4	67
	System Function	1 word	4		124
SLOW				1	1 1 / <del>1</del>



OPCODE	Instruction Type	Instruction Length	Instruction Cycle (machine cycle)	Data width Transferred in memory (bits)	Page
	(Compiler only)				
<u>SMUI</u>	Register Access	1 word	4	4	37
<u>SPA</u>	I/O Port	1 word	4		70
<u>SPB</u>	I/O Port	1 word	4		72
<u>SPBK</u>	ROM Bank Setting (Compiler only)	1 word	4		98
<u>SPC</u>	I/O Port	1 word	4		73
<u>SPD</u>	I/O Port	1 word	4		75
<u>SPE</u>	I/O Port	1 word	4		76
<u>SPK</u> SPKX	Peripheral Function	1 word	4	4/8	112
SPKTH		1 word	4	16	
SPKXH	Peripheral Function	2 words	8		111
SPKRH		2 words	8	16	
<u>SR0</u> , <u>SR1</u>	Arithmetic/ Logic Operation	1 word	4	4	66
SRE	System Function	1 word	4		123
SRF	RFC Function	1 word	4		82
SRX	RAM Page Setting (Compiler only)	1 word	4		96
<u>SRY</u>	RAM Page Setting (Compiler only)	1 word	4		95
<u>STA</u>	RAM Data Transfer	1 word	4	4	28
<u>STM</u>	Timer	1 word	4		109
<u>STOP</u>	System Function	1 word	4		117
<u>SUB</u>	Arithmetic/ Logic Operation	1 word	4	4	52
<u>SUBI</u>	Arithmetic/ Logic Operation	1 word	4	4	60
<u>SUBM</u>	Arithmetic/ Logic Operation	1 word	4	4	53
<u>SZRX</u>	Index Register Access	2 words	8		16
<u>T1XH</u>		2 words	8		
T1RH	Timer	2 words	8	16	100
T1TH		1 word	4	16	
<u>T2M3X</u>	Timer	2 words	8		108
<u>T2XH</u>		2 words	8		
T2RH	Timer	2 words	8	16	103
T2TH		1 word	4	16	
<u>T3XH</u>		2 words	8		
T3RH	Timer	2 words	8	16	106
T3TH		1 word	4	16	
<u>TM2</u> TM2X	Timer	1 word	4	4/8	102
<u>TM3</u> TM3X	Timer	1 word	4	4/8	105
TMST TMST TMSX	Timer	1 word	4	4/8	99



### **Chapter 2 Instruction Set Explanation**

### 2.1 Index Register Access Instructions

### **IDC**

Instruction Characteristics: Single-word instruction, 4 machine cycles.

Instruction Explanation: Increment the contents of HL or ZR by 1 at the same time or separately.

Note: This instruction does not affect the content of AC during execution.

### **Instruction Syntax:**

OP code	Operand	Instruction Operation
IDC&		$HL \leftarrow HL+1$
IDC%		$ZR \leftarrow ZR+1$
IDC¢		$HL \leftarrow HL+1$
IDC\$		$ZR \leftarrow ZR+1$

### <u>IDC8</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles.

Instruction Explanation: Increment the contents of HL or ZR by 2 at the same time or separately.

Note: This instruction does not affect the content of AC during execution.

### **Instruction Syntax:**

OP code	Operand	Instruction Operation
IDC8&		$HL \leftarrow HL+2$
IDC8%		$ZR \leftarrow ZR+2$
IDC8\$		$HL \leftarrow HL+2$ ZR $\leftarrow$ ZR+2

### **IDCH**

Instruction Characteristics: Single-word instruction, 4 machine cycles.

Instruction Explanation: Increment the contents of HL or ZR by 4 at the same time or separately.

Note: This instruction does not affect the content of AC during execution.

UM-TM89XXInstructions\_E



### **Instruction Syntax:**

OP code	Operand	Instruction Operation
IDCH&		$HL \leftarrow HL+4$
IDCH%		$ZR \leftarrow ZR+4$
IDCH\$		$HL \leftarrow HL+4$ ZR $\leftarrow$ ZR+4

### <u>MVL</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

Instruction Explanation: Write the content of data RAM pointed to by Rx to HL-L.

The bit data correspondence is as follows:

Source RAM data	(Rx)3	(Rx)2	(Rx)1	(Rx)0
Content of HL-L	IDBF3	IDBF2	IDBF1	IDBF0

Note: Absolute addressing must be used for Rx syntax.

#### **Instruction Syntax:**

OP code	Operand	Instruction Operation
MVL	Rx	IDBF3 ~ IDBF0 $\leftarrow$ (Rx)

### <u>MVH</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

Instruction Explanation: Write the content of data RAM pointed to by Rx to HL-H.

The bit data correspondence is as follows:

Source RAM data	(Rx)3	(Rx)2	(Rx)1	(Rx)0
Content of HL-H	IDBF7	IDBF6	IDBF5	IDBF4

**Note:** Absolute addressing must be used for Rx syntax.

#### **Instruction Syntax:**

OP code	Operand	Instruction Operation
MVH	Rx	IDBF7 ~ IDBF4 $\leftarrow$ (Rx)

### <u>MVU</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.



Instruction Explanation: Write the content of data RAM pointed to by Rx to HL-U.

The bit data correspondence is as follows:

Source RAM data	(Rx)3	(Rx)2	(Rx)1	(Rx)0
Content of HL-U	IDBF11	IDBF10	IDBF9	IDBF8

Note: Absolute addressing must be used for Rx syntax.

#### **Instruction Syntax:**

OP code	Operand	Instruction Operation
MVU	Rx	$IDBF11 \sim IDBF8 \leftarrow (Rx)$

### <u>MVV</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

Instruction Explanation: Write the content of data RAM pointed to by Rx to HL-V.

The bit data correspondence is as follows:

Source RAM data	(Rx)3	(Rx)2	(Rx)1	(Rx)0
Content of HL-V	IDBF15	IDBF14	IDBF13	IDBF12

Note: Absolute addressing must be used for Rx syntax.

#### **Instruction Syntax:**

OP code	Operand	Instruction Operation
MVV	Rx	$IDBF15 \sim IDBF12 \leftarrow (Rx)$

### <u>RVL</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

Instruction Explanation: Store the content of HL-L to the data RAM pointed to by Rx and AC.

The bit data correspondence is as follows:

Content of HL-L	IDBF3	IDBF2	IDBF1	IDBF0
Destination RAM data	(Rx)3	(Rx)2	(Rx)1	(Rx)0

Note: Absolute addressing must be used for Rx syntax.

### **Instruction Syntax:**

OP code	Operand	Instruction Operation
RVL	Rv	$(Rx) \leftarrow IDBF3 \sim IDBF0, AC \leftarrow IDBF3 \sim IDBF0$



### <u>RVH</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

Instruction Explanation: Store the content of HL-H to the data RAM pointed to by Rx and AC.

The bit data correspondence is as follows:

Content of HL-H	IDBF7	IDBF6	IDBF5	IDBF4
Destination RAM data	(Rx)3	(Rx)2	(Rx)1	(Rx)0

Note: Absolute addressing must be used for Rx syntax.

### **Instruction Syntax:**

OP code	Operand	Instruction Operation
RVH	Ry	$(Rx) \leftarrow IDBF7 \sim IDBF4, AC \leftarrow IDBF7 \sim IDBF4$

### <u>RVU</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

Instruction Explanation: Store the content of register HL-U to the data RAM pointed to by Rx and AC.

The bit data correspondence is as follows:

Content of HL-U	IDBF11	IDBF10	IDBF9	IDBF8
Destination RAM data	(Rx)3	(Rx)2	(Rx)1	(Rx)0

Note: Absolute addressing must be used for Rx syntax.

### **Instruction Syntax:**

OP code	Operand	Instruction Operation
RVU	Rx	$(Rx) \leftarrow IDBF11 \sim IDBF8, AC \leftarrow IDBF11 \sim IDBF8$

### <u>RVV</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

Instruction Explanation: Store the content of HL-V to the data RAM pointed to by Rx and AC.

The bit data correspondence is as follows:

Content of HL-V	IDBF15	IDBF14	IDBF13	IDBF12
Destination RAM data	(Rx)3	(Rx)2	(Rx)1	(Rx)0

Note: Absolute addressing must be used for Rx syntax.

```
UM-TM89XXInstructions_E
```



### **Instruction Syntax:**

OP code	Operand	Instruction Operation
RVV	RA	$(Rx) \leftarrow IDBF15 \sim IDBF12, AC \leftarrow IDBF15 \sim IDBF12$

### <u>SHLX</u>

Instruction Characteristics: Two-word instruction, 8 machine cycles.

Instruction Explanation: Write the 16-bit Immediate data (D) to HL.

This instruction is 2-word in length and takes 8 machine cycles to complete. The  $1^{st}$  character in the instruction is the OPcode while the 16-bit long Immediate data is in the instruction's  $2^{nd}$  character.

The bit data correspondence is as follows:

Imm. Data D	D7	D6	D5	D4	D3	D2	D1	D0
HL register	IDBF7	IDBF6	IDBF5	IDBF4	IDBF3	IDBF2	IDBF1	IDBF0
Imm. Data D	D15	D14	D13	D12	D11	D10	D9	D8
HL register	IDBF15	IDBF14	IDBF13	IDBF12	IDBF11	IDBF10	IDBF9	IDBF8

Notes:

- (1). D = 0h ~ FFFFh (maximum value will vary according to the number of bits in each MCU's HL register)
- (2). MCU will temporarily suspend all interrupt requests during the 8 machine cycles used for executing this instruction.

### **Instruction Syntax:**

OP code	Operand	Instruction Operation
SHLX		IDBF15~0 $\leftarrow$ D
SETDAT	D	IDBF13~0 C D

### <u>MRL</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

Instruction Explanation: Store the content of data RAM pointed to by Rx to @ZR-L.

The bit data correspondence is as follows:

Source RAM data	(Rx)3	(Rx)2	(Rx)1	(Rx)0
Content of ZR-L	ZRBF3	ZRBF2	ZRBF1	ZRBF0

Note: Absolute addressing must be used for Rx syntax.



### **Instruction Syntax:**

OP code	Operand	Instruction Operation
MRL	Rx	$ZRBF3 \sim ZRBF0 \leftarrow (Rx)$

### <u>MRH</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

**Instruction Explanation:** Write the content of data RAM pointed to by Rx to ZR-H.

The bit data correspondence is as follows:

Source RAM data	(Rx)3	(Rx)2	(Rx)1	(Rx)0
Content of ZR-H	ZRBF7	ZRBF6	ZRBF5	ZRBF4

Note: Absolute addressing must be used for Rx syntax.

### **Instruction Syntax:**

OP code	Operand	Instruction Operation
MRH	Rx	$ZRBF7 \sim ZRBF4 \leftarrow (Rx)$

### <u>MRU</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

Instruction Explanation: Write the content of data RAM pointed to by Rx to ZR-U.

The bit data correspondence is as follows:

Source RAM data	(Rx)3	(Rx)2	(Rx)1	(Rx)0
Content of ZR-U	ZRBF11	ZRBF10	ZRBF9	ZRBF8

Note: Absolute addressing must be used for Rx syntax.

### **Instruction Syntax:**

OP c	ode	Operand	Instruction Operation
MR	U	Rx	$ZRBF11 \sim ZRBF8 \leftarrow (Rx)$

### <u>MRV</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

**Instruction Explanation:** Write the content of data RAM pointed to by Rx to ZR-V.

UM-TM89XXInstructions\_E



The bit data correspondence is as follows:

Source RAM data	(Rx)3	(Rx)2	(Rx)1	(Rx)0
Content of ZR-V	0	0	0	ZRBF12

Note: Absolute addressing must be used for Rx syntax.

#### **Instruction Syntax:**

OP code	Operand	Instruction Operation
MRV	Rx	$ZRBF12 \leftarrow (Rx)$

### <u>RRL</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

Instruction Explanation: Store the content of ZR-L to the data RAM pointed to by Rx and AC.

The bit data correspondence is as follows:

Content of ZR-L	ZRBF3	ZRBF2	ZRBF1	ZRBF0
Destination RAM data	(Rx)3	(Rx)2	(Rx)1	(Rx)0

Note: Absolute addressing must be used for Rx syntax.

### **Instruction Syntax:**

OP code	Operand	Instruction Operation
RRL	K X	$(Rx) \leftarrow ZRBF3 \sim ZRBF0, AC \leftarrow ZRBF3 \sim ZRBF0$

### <u>RRH</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

Instruction Explanation: Store the content of ZR-H to the data RAM pointed to by Rx and AC.

The bit data correspondence is as follows:

Content of ZR-H	ZRBF7	ZRBF6	ZRBF5	ZRBF4
Destination RAM data	(Rx)3	(Rx)2	(Rx)1	(Rx)0

Note: Absolute addressing must be used for Rx syntax.

### **Instruction Syntax:**

OP code	Operand	Instruction Operation
RRH	Rx	$(Rx) \leftarrow ZRBF7 \sim ZRBF4, AC \leftarrow ZRBF7 \sim ZRBF4$



### <u>RRU</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

Instruction Explanation: Store the content of ZR-U to the data RAM pointed to by Rx and AC.

The bit data correspondence is as follows:

Content of ZR-U	ZRBF11	ZRBF10	ZRBF9	ZRBF8
Destination RAM data	(Rx)3	(Rx)2	(Rx)1	(Rx)0

Note: Absolute addressing must be used for Rx syntax.

### **Instruction Syntax:**

OP code	Operand	Instruction Operation
RRU	Rv	$(Rx) \leftarrow ZRBF11 \sim ZRBF8, AC \leftarrow ZRBF11 \sim ZRBF8$

### <u>RRV</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

Instruction Explanation: Store the content of ZR-V to the data RAM pointed to by Rx and AC.

The bit data correspondence is as follows:

Content of ZR-V	0	0	0	ZRBF12
Destination RAM data	(Rx)3	(Rx)2	(Rx)1	(Rx)0

**Note:** Absolute addressing must be used for Rx syntax.

### **Instruction Syntax:**

0	P code	Operand	Instruction Operation
	RRV	RX	$(Rx) \leftarrow 0,0,0,ZRBF12, AC \leftarrow 0,0,0,ZRBF12$

### <u>SZRX</u>

Instruction Characteristics: Two-word instruction, 8 machine cycles.

Instruction Explanation: Write the 16-bit Immediate data (D) to ZR.

This instruction uses an instruction 2-character in length and takes 8 machine cycles to complete. The  $1^{st}$  character in the instruction is the Opcode while the 13-bit long Immediate data is in the instruction's  $2^{nd}$  character.



The bit data correspondence is as follows:

Imm. Data D	D7	D6	D5	D4	D3	D2	D1	D0
ZR register	ZRBF7	ZRBF6	ZRBF5	ZRBF4	ZRBF3	ZRBF2	ZRBF1	ZRBF0
Imm. Data D				D12	D11	D10	D9	D8
ZR register				ZRBF12	ZRBF11	ZRBF10	ZRBF9	ZRBF8

Notes:

- (1).  $D = 0h \sim 1FFFh$  (maximum value will vary according to the number of bits in each MCU's ZR register)
- (2). MCU will temporarily suspend all interrupt requests during the 8 machine cycles used for executing this instruction.

### **Instruction Syntax:**

OP code	Operand	Instruction Operation
SZRX SETDAT	D	$ZRBF12~0 \leftarrow D$

### <u>MHL</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, up to 16 bits of data transferred.

**Instruction Explanation:** Write the content of the 16-bit data backup register pointed to by operand X to the HL index register.

Each X value represents the data RAM at 4 contiguous addresses. Their correspondence is as follows:

Х	Addr+3	Addr+2	Addr+1	Addr
0	\$0083	\$0082	\$0081	\$0080
1	\$0087	\$0086	\$0085	\$0084
2	\$008B	\$008A	\$0089	\$0088
3	\$008F	\$008E	\$008D	\$008C
4	\$0093	\$0092	\$0091	\$0090
5	\$0097	\$0096	\$0095	\$0094
6	\$009B	\$009A	\$0099	\$0098
7	\$009F	\$009E	\$009D	\$009C
8	\$00A3	\$00A2	\$00A1	\$00A0
9	\$00A7	\$00A6	\$00A5	\$00A4
Α	\$00AB	\$00AA	\$00A9	\$00A8
В	\$00AF	\$00AE	\$00AD	\$00AC
С	\$00B3	\$00B2	\$00B1	\$00B0
D	\$00B7	\$00B6	\$00B5	\$00B4
E	\$00BB	\$00BA	\$00B9	\$00B8
F	\$00BF	\$00BE	\$00BD	\$00BC



Content of HL	IDBF7	IDBF6	IDBF5	IDBF4	IDBF3	IDBF2	IDBF1	IDBF0	
RAM data	Bit3	Bit2	Bit1	Bit0	Bit3	Bit2	Bit1	Bit0	
RAM addr.		Addr+1				Addr			
Content of HL	IDBF15	IDBF14	IDBF13	IDBF12	IDBF11	IDBF10	IDBF9	IDBF8	
RAM data	Bit3	Bit2	Bit1	Bit0	Bit3	Bit2	Bit1	Bit0	
RAM addr.		Addr+3			Addr+2				

The bit data correspondence is as follows:

Note:  $X = 0 \sim Fh$ 

### **Instruction Syntax:**

OP code	Operand	Instruction Operation
MHL	Х	IDBF3~0 $\leftarrow$ (Addr), IDBF7~4 $\leftarrow$ (Addr +1), IDBF11~8 $\leftarrow$ (Addr +2), IDBF15~12 $\leftarrow$ (Addr +3)

### <u>RHL</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 16 bits of data transferred.

# **Instruction Explanation:** Store the 16-bit content of the HL index register to the 16-bit data backup register pointed to by operand X.

Each X value represents the data RAM at 4 contiguous addresses. Their correspondence is	as follows:

Х	Addr+3	Addr+2	Addr+1	Addr
0	\$0083	\$0082	\$0081	\$0080
1	\$0087	\$0086	\$0085	\$0084
2	\$008B	\$008A	\$0089	\$0088
3	\$008F	\$008E	\$008D	\$008C
4	\$0093	\$0092	\$0091	\$0090
5	\$0097	\$0096	\$0095	\$0094
6	\$009B	\$009A	\$0099	\$0098
7	\$009F	\$009E	\$009D	\$009C
8	\$00A3	\$00A2	\$00A1	\$00A0
9	\$00A7	\$00A6	\$00A5	\$00A4
А	\$00AB	\$00AA	\$00A9	\$00A8
В	\$00AF	\$00AE	\$00AD	\$00AC
С	\$00B3	\$00B2	\$00B1	\$00B0
D	\$00B7	\$00B6	\$00B5	\$00B4
Е	\$00BB	\$00BA	\$00B9	\$00B8
F	\$00BF	\$00BE	\$00BD	\$00BC



Content of HL	IDBF7	IDBF6	IDBF5	IDBF4	IDBF3	IDBF2	IDBF1	IDBF0
RAM data	Bit3	Bit2	Bit1	Bit0	Bit3	Bit2	Bit1	Bit0
RAM addr.		Addr+1			Addr			
Content of HL	IDBF15	IDBF14	IDBF13	IDBF12	IDBF11	IDBF10	IDBF9	IDBF8
RAM data	Bit3	Bit2	Bit1	Bit0	Bit3	Bit2	Bit1	Bit0
RAM addr.	Addr+3				Add	r+2		

Note:  $X = 0 \sim Fh$ 

### **Instruction Syntax:**

OP code	Operand	Instruction Operation
RHL	v	$(Addr) \leftarrow IDBF3\sim0,$ $(Addr+1) \leftarrow IDBF7\sim4,$ $(Addr+2) \leftarrow IDBF11\sim8,$ $(Addr+3) \leftarrow IDBF15\sim12$

### <u>MZR</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, up to 13 bits of data transferred.

**Instruction Explanation:** Write the content of the 16-bit data backup register pointed to by operand X to the ZR index register.

Each X value represents the	data RAM at 4 contiguous	s addresses. Their corres	spondence is as follows:

Х	Addr+3	Addr+2	Addr+1	Addr
0	\$00C3	\$00C2	\$00C1	\$00C0
1	\$00C7	\$00C6	\$00C5	\$00C4
2	\$00CB	\$00CA	\$00C9	\$00C8
3	\$00CF	\$00CE	\$00CD	\$00CC
4	\$00D3	\$00D2	\$00D1	\$00D0
5	\$00D7	\$00D6	\$00D5	\$00D4
6	\$00DB	\$00DA	\$00D9	\$00D8
7	\$00DF	\$00DE	\$00DD	\$00DC
8	\$00E3	\$00E2	\$00E1	\$00E0
9	\$00E7	\$00E6	\$00E5	\$00E4
А	\$00EB	\$00EA	\$00E9	\$00E8
В	\$00EF	\$00EE	\$00ED	\$00EC
С	\$00F3	\$00F2	\$00F1	\$00F0
D	\$00F7	\$00F6	\$00F5	\$00F4
E	\$00FB	\$00FA	\$00F9	\$00F8
F	\$00FF	\$00FE	\$00FD	\$00FC



Content of ZR	ZRBF7	ZRBF6	ZRBF5	ZRBF4	ZRBF3	ZRBF2	ZRBF1	ZRBF0
RAM data	Bit3	Bit2	Bit1	Bit0	Bit3	Bit2	Bit1	Bit0
RAM addr.		Addr+1			Addr			
Content of ZR	NA	NA	NA	ZRBF12	ZRBF11	ZRBF10	ZRBF9	ZRBF8
RAM data	Bit3	Bit2	Bit1	Bit0	Bit3	Bit2	Bit1	Bit0
RAM addr.	Addr+3				Add	lr+2		

The bit data correspondence is as follows:

Note:  $X = 0 \sim Fh$ 

### **Instruction Syntax:**

OP code	Operand	Instruction Operation
MZR	Х	ZRBF3~0 $\leftarrow$ (Addr), ZRBF7~4 $\leftarrow$ (Addr+1), ZRBF11~8 $\leftarrow$ (Addr+2), ZRBF12 $\leftarrow$ (Addr+3)

### <u>RZR</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 16 bits of data transferred.

# **Instruction Explanation:** Store the 13-bit content of the ZR index register to the 16-bit data backup register pointed to by operand X.

Each X value represents the data RAM at 4 con	tiguous addresses. Their correspondence is as follows:

Х	Addr+3	Addr+2	Addr+1	Addr
0	\$00C3	\$00C2	\$00C1	\$00C0
1	\$00C7	\$00C6	\$00C5	\$00C4
2	\$00CB	\$00CA	\$00C9	\$00C8
3	\$00CF	\$00CE	\$00CD	\$00CC
4	\$00D3	\$00D2	\$00D1	\$00D0
5	\$00D7	\$00D6	\$00D5	\$00D4
6	\$00DB	\$00DA	\$00D9	\$00D8
7	\$00DF	\$00DE	\$00DD	\$00DC
8	\$00E3	\$00E2	\$00E1	\$00E0
9	\$00E7	\$00E6	\$00E5	\$00E4
А	\$00EB	\$00EA	\$00E9	\$00E8
В	\$00EF	\$00EE	\$00ED	\$00EC
С	\$00F3	\$00F2	\$00F1	\$00F0
D	\$00F7	\$00F6	\$00F5	\$00F4
E	\$00FB	\$00FA	\$00F9	\$00F8
F	\$00FF	\$00FE	\$00FD	\$00FC



### The bit data correspondence is as follows:

Content of ZR	ZRBF7	ZRBF6	ZRBF5	ZRBF4	ZRBF3	ZRBF2	ZRBF1	ZRBF0	
RAM data	Bit3	Bit2	Bit1	Bit0	Bit3	Bit2	Bit1	Bit0	
RAM addr.		Add	lr+1		Addr				
Content of ZR	NA	NA	NA	ZRBF12	ZRBF11	ZRBF10	ZRBF9	ZRBF8	
RAM data	Bit3	Bit2	Bit1	Bit0	Bit3	Bit2	Bit1	Bit0	
RAM addr.	Addr+3				Addr+2				

Note:  $X = 0 \sim Fh$ 

### **Instruction Syntax:**

OP code	Operand	Instruction Operation
RZR	v	$(Addr) \leftarrow ZRBF3~0,$ $(Addr+1) \leftarrow ZRBF7~4,$ $(Addr+2) \leftarrow ZRBF11~8,$ $(Addr+3) \leftarrow ZRBF12$



### 2.2 RAM Data Transfer Instructions

### LID

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

Instruction Explanation: Store the content of the data RAM pointed to by @HL or @ZR to the data RAM address pointed to by @ZR or @HL.

### Notes:

- (1). The contents of HL and ZR must be set before executing this instruction.
- (2). After executing this instruction, certain syntax automatically increments the content of HL or ZR by 1.

### **Instruction Syntax:**

OP code	Operand	Instruction Operation
LID	@ZR, @HL	$(@ZR) \leftarrow (@HL)$
LID&	@ZR, @HL	$(@ZR) \leftarrow (@HL) \\ HL \leftarrow HL+1$
LID%	@ZR, @HL	$(@ZR) \leftarrow (@HL)$ ZR $\leftarrow$ ZR+1
LID\$	@ZR, @HL	$(@ZR) \leftarrow (@HL)$ HL $\leftarrow$ HL+1 ZR $\leftarrow$ ZR+1
LID	@HL, @ZR	$(@HL) \leftarrow (@ZR)$
LID&	@HL, @ZR	$(@HL) \leftarrow (@ZR)$ HL $\leftarrow$ HL+1
LID%	@HL, @ZR	$(@HL) \leftarrow (@ZR)$ ZR $\leftarrow$ ZR+1
LID\$	@HL, @ZR	$(@HL) \leftarrow (@ZR)$ HL $\leftarrow$ HL+1, ZR $\leftarrow$ ZR+1

### <u>LID8</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 8 bits of data transferred.

Instruction Explanation: Store the 8-bit content from the two contiguous addresses at the data RAM pointed to by @HL or @ZR to the two contiguous data RAM addresses pointed to by @ZR or @HL.

Regardless of what the actual LSB value of @HL or @ZR may be, this instruction will ignore the actual LSB value during execution. The contiguous addresses accessed will be @HL/ZR (RAM address bit0=0) and @HL/ZR (RAM address bit0=1).



Source RAM addr. &	RAM addr. = $Ns^*+1$				RAM addr. = $Ns^*$				
data mapping	bit3	bit2	bit1	bit0	bit3	bit2	bit1	bit0	
Source 8bits data	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	
Source RAM addr	@H	L/ZR(RAM	Address bit	0=1)	@HL/ZR(RAM Address bit0=0)				
Destination RAM	RAM addr. = $Nd^{*}+1$				RAM addr. = $Nd^*$				
addr. & data mapping	bit3	bit2	bit1	bit0	bit3	bit2	bit1	bit0	
Destination 8bits data	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	
Destination RAM addr.	@ZR/HL(RAM Address bit0=1)				@ZR/HL(RAM Address bit0=0)				

### The bit data correspondence is as follows:


\*: Ns, Nd represents odd-numbered data RAM addresses.

#### Notes:

- (1). The contents of HL and ZR must be set before executing this instruction.
- (2). After executing this instruction, certain syntax automatically increments the content of HL or ZR by 2.

### **Instruction Syntax:**

OP code	Operand	Instruction Operation
LID8	@ZR, @HL	(@ZR(RAM Address bit0=0)) ← (@HL(RAM Address bit0=0))
LIDO	ezk, ent	$(@ZR(RAM Address bit0=1)) \leftarrow (@HL(RAM Address bit0=1))$
		$(@ZR(RAM Address bit0=0)) \leftarrow (@HL(RAM Address bit0=0))$
LID8&	@ZR, @HL	$(@ZR(RAM Address bit0=1)) \leftarrow (@HL(RAM Address bit0=1))$
		$HL \leftarrow HL+2$
		$(@ZR(RAM Address bit0=0)) \leftarrow (@HL(RAM Address bit0=0))$
LID8%	@ZR, @HL	$(@ZR(RAM Address bit0=1)) \leftarrow (@HL(RAM Address bit0=1))$
		$ZR \leftarrow ZR+2$
		$(@ZR(RAM Address bit0=0)) \leftarrow (@HL(RAM Address bit0=0))$
LID8\$	@ZR, @HL	$(@ZR(RAM Address bit0=1)) \leftarrow (@HL(RAM Address bit0=1))$
LID0φ		$HL \leftarrow HL+2$
		$ZR \leftarrow ZR+2$
LID8	@HL, @ZR	$(@HL(RAM Address bit0=0)) \leftarrow (@ZR(RAM Address bit0=0))$
		$(@HL(RAM Address bit0=1)) \leftarrow (@ZR(RAM Address bit0=1))$
		$(@HL(RAM Address bit0=0)) \leftarrow (@ZR(RAM Address bit0=0))$
LID8&	@HL, @ZR	$(@HL(RAM Address bit0=1)) \leftarrow (@ZR(RAM Address bit0=1))$
		$HL \leftarrow HL+2$
		$(@HL(RAM Address bit0=0)) \leftarrow (@ZR(RAM Address bit0=0))$
LID8%	@HL, @ZR	$(@HL(RAM Address bit0=1)) \leftarrow (@ZR(RAM Address bit0=1))$
		$ZR \leftarrow ZR+2$
		$(@HL(RAM Address bit0=0)) \leftarrow (@ZR(RAM Address bit0=0))$
LID8\$	@HL, @ZR	$(@HL(RAM Address bit0=1)) \leftarrow (@ZR(RAM Address bit0=1))$
Δ120ψ	ent, ezk	$HL \leftarrow HL+2,$
		$ZR \leftarrow ZR+2$



### <u>LIDH</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 16 bits of data transferred.

Instruction Explanation: Store the 16-bit content from the four contiguous addresses at the data RAM pointed to by @HL or @ZR to the four contiguous data RAM addresses pointed to by @ZR or @HL.

Regardless of what the actual value of the two least significant bits of @HL or @ZR may be, they will be ignored during execution of this instruction. The contiguous four addresses accessed will be @HL/ZR(RAM address bit1,0=00), @HL/ZR(RAM address bit1,0=01), @HL/ZR(RAM address bit1,0=10) and @HL/ZR(RAM address bit1,0=11)

The bit data correspondence is as follows:

Source RAM		RAM add	r. = Ns*+1		RAM addr. = $Ns^*$			
addr. & data mapping	bit3	bit2	bit1	bit0	bit3	bit2	bit1	bit0
Source 16bits data	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
Source RAM addr	@HL/ZR(RAM Address bit1,0=01)				@HL/ZR(RAM Address bit1,0=00)			
<b>Destination RAM</b>		RAM addı	∴ = Nd*+1		RAM addr. = $Nd^*$			
addr. & data mapping	bit3	bit2	bit1	bit0	bit3	bit2	bit1	bit0
Destination 16bits data	bit7	bit7 bit6 bit5 bit4			bit3	bit2	bit1	bit0
Destination RAM addr.	@ZR/HL(RAM Address bit1,0=01)				@ZR/HL(RAM Address bit1,0=00)			

Source RAM		RAM add	∴ = Ns*+3		RAM addr. = $Ns^*+2$				
addr. & data mapping	bit3	bit2	bit1	bit0	bit3	bit2	bit1	bit0	
Source 16bits data	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	
Destination RAM addr	@HL	/ZR(RAM A	ddress bit1,	0=11)	@HL/ZR(RAM Address bit1,0=10)				
Destination RAM		RAM add	$\therefore = Nd^*+3$		RAM addr. = $Nd^*+2$				
addr. & data mapping	bit3	bit2	bit1	bit0	bit3	bit2	bit1	bit0	
Destination 16bits data	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	
Destination RAM addr.	@ZR/HL(RAM Address bit1,0=11)				@ZR/HL(RAM Address bit1,0=10)				

\*: Ns Nd represents data RAM addresses that are multiples of four.

### Notes:

- (1). The contents of HL and ZR must be set before executing this instruction.
- (2). After executing this instruction, certain syntax automatically increments the content of HL or ZR by 4.

UM-TM89XXInstructions\_E



### **Instruction Syntax:**

OP code	Operand	Instruction Operation
LIDH	@ZR, @HL	$ \begin{array}{l} (@ZR(RAM \ Address \ bit1,0=00)) \leftarrow (@HL(RAM \ Address \ bit1,0=00)) \\ (@ZR(RAM \ Address \ bit1,0=01)) \leftarrow (@HL(RAM \ Address \ bit1,0=01)) \\ (@ZR(RAM \ Address \ bit1,0=10)) \leftarrow (@HL(RAM \ Address \ bit1,0=10)) \\ (@ZR(RAM \ Address \ bit1,0=11)) \leftarrow (@HL(RAM \ Address \ bit1,0=11)) \\ \end{array} $
LIDH&	@ZR, @HL	$\begin{array}{l} (@ZR(RAM Address bit1,0=00)) \leftarrow (@HL(RAM Address bit1,0=00)) \\ (@ZR(RAM Address bit1,0=01)) \leftarrow (@HL(RAM Address bit1,0=01)) \\ (@ZR(RAM Address bit1,0=10)) \leftarrow (@HL(RAM Address bit1,0=10)) \\ (@ZR(RAM Address bit1,0=11)) \leftarrow (@HL(RAM Address bit1,0=11)) \\ HL \leftarrow HL+4 \end{array}$
LIDH%	@ZR, @HL	$ \begin{array}{l} (@ZR(RAM \ Address \ bit1,0=00)) \leftarrow (@HL(RAM \ Address \ bit1,0=00)) \\ (@ZR(RAM \ Address \ bit1,0=01)) \leftarrow (@HL(RAM \ Address \ bit1,0=01)) \\ (@ZR(RAM \ Address \ bit1,0=10)) \leftarrow (@HL(RAM \ Address \ bit1,0=10)) \\ (@ZR(RAM \ Address \ bit1,0=11)) \leftarrow (@HL(RAM \ Address \ bit1,0=11)) \\ ZR \leftarrow ZR+4 \end{array} $
LIDH\$	@ZR, @HL	$\begin{array}{l} (@ZR(RAM Address bit1,0=00)) \leftarrow (@HL(RAM Address bit1,0=00)) \\ (@ZR(RAM Address bit1,0=01)) \leftarrow (@HL(RAM Address bit1,0=01)) \\ (@ZR(RAM Address bit1,0=10)) \leftarrow (@HL(RAM Address bit1,0=10)) \\ (@ZR(RAM Address bit1,0=11)) \leftarrow (@HL(RAM Address bit1,0=11)) \\ HL \leftarrow HL+4 \\ ZR \leftarrow ZR+4 \end{array}$
LIDH	@HL, @ZR	$(@HL(RAM Address bit1,0=00)) \leftarrow (@ZR(RAM Address bit1,0=00))$ $(@HL(RAM Address bit1,0=01)) \leftarrow (@ZR(RAM Address bit1,0=01))$ $(@HL(RAM Address bit1,0=10)) \leftarrow (@ZR(RAM Address bit1,0=10))$ $(@HL(RAM Address bit1,0=11)) \leftarrow (@ZR(RAM Address bit1,0=11))$
LIDH&	@HL, @ZR	$\begin{array}{l} (@HL(RAM Address bit1,0=00)) \leftarrow (@ZR(RAM Address bit1,0=00)) \\ (@HL(RAM Address bit1,0=01)) \leftarrow (@ZR(RAM Address bit1,0=01)) \\ (@HL(RAM Address bit1,0=10)) \leftarrow (@ZR(RAM Address bit1,0=10)) \\ (@HL(RAM Address bit1,0=11)) \leftarrow (@ZR(RAM Address bit1,0=11)) \\ HL \leftarrow HL+4 \end{array}$
LIDH%	@HL, @ZR	$\begin{array}{l} (@HL(RAM Address bit1,0=00)) \leftarrow (@ZR(RAM Address bit1,0=00)) \\ (@HL(RAM Address bit1,0=01)) \leftarrow (@ZR(RAM Address bit1,0=01)) \\ (@HL(RAM Address bit1,0=10)) \leftarrow (@ZR(RAM Address bit1,0=10)) \\ (@HL(RAM Address bit1,0=11)) \leftarrow (@ZR(RAM Address bit1,0=11)) \\ ZR \leftarrow ZR+4 \end{array}$
LIDH\$	@HL, @ZR	$\begin{array}{l} (@HL(RAM Address bit1,0=00)) \leftarrow (@ZR(RAM Address bit1,0=00)) \\ (@HL(RAM Address bit1,0=01)) \leftarrow (@ZR(RAM Address bit1,0=01)) \\ (@HL(RAM Address bit1,0=10)) \leftarrow (@ZR(RAM Address bit1,0=10)) \\ (@HL(RAM Address bit1,0=11)) \leftarrow (@ZR(RAM Address bit1,0=11)) \\ HL \leftarrow HL+4, \\ ZR \leftarrow ZR+4 \end{array}$



### LDS

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

**Instruction Explanation:** Store the 4-bit Immediate data (D) to the data RAM pointed to by Rx, @HL or @ZR and AC. The bit data correspondence is as follows:

Immediate data	D3	D2	D1	D0
Destination RAM data	(Rx)3	(Rx)2	(Rx)1	(Rx)0
Destination AC register	AC3	AC2	AC1	AC0

#### Notes:

- (1). After executing this instruction, certain syntax automatically increments the content of HL or ZR by 1.
- (2). Absolute addressing must be used for Rx syntax.
- (3).  $D = 0 \sim Fh$ .

### **Instruction Syntax:**

OP code	Operand	Instruction Operation
LDS	Rx, D	$(Rx) \leftarrow D, \\ AC \leftarrow D$
LDS	@HL, D	$(@HL) \leftarrow D, \\ AC \leftarrow D$
LDS#	@HL, D	$(@HL) \leftarrow D,$ AC $\leftarrow D$ HL $\leftarrow$ HL+1
LDS	@ZR, D	$(@ZR) \leftarrow D, \\ AC \leftarrow D$
LDS#	@ZR, D	$(@ZR) \leftarrow D,$ AC $\leftarrow D$ ZR $\leftarrow ZR+1$

### LDS8

Instruction Characteristics: Single-word instruction, 4 machine cycles, 8 bits of data transferred.

Instruction Explanation: Store the 8-bit Immediate data (D) to the data RAM at the two contiguous addresses pointed to by @HL or @ZR.

Regardless of what the actual LSB value of HL or ZR may be, this instruction will ignore the actual LSB value during execution. The two contiguous addresses accessed will be @HL/ZR (RAM address bit0=0) and @HL/ZR (RAM address bit0=1).

Imm. data D	D7	D6	D5	D4	D3	D2	D1	D0
Destination RAM data	Bit3	Bit2	Bit1	Bit0	Bit3	Bit2	Bit1	Bit0
Destination RAM addr.	@H	L/ZR(RAM	Address bit(	)=1)	@H	L/ZR(RAM	Address bit(	)=0)



#### Notes:

(1). After executing this instruction, certain syntax automatically increments the content of HL or ZR by 2.

(2).  $D = 0 \sim FFh$ 

### **Instruction Syntax:**

OP code	Operand	Instruction Operation
LDS8	@HL, D	$(@HL(RAM Address bit0=0)) \leftarrow D3\sim D0,$ $(@HL(RAM Address bit0=0)) \leftarrow D7\sim D4,$
LDS8#	@HL, D	$(@HL(RAM Address bit0=0)) \leftarrow D7~D4,$ $(@HL(RAM Address bit0=0)) \leftarrow D3~D0,$ $(@HL(RAM Address bit0=0)) \leftarrow D7~D4,$
		$HL \leftarrow HL+2$
LDS8	@ZR, D	(@ZR(RAM Address bit0=0)) ← D3~D0, (@ZR(RAM Address bit0=1)) ← D7~D4,
LDS8#	@ZR, D	(@ZR(RAM Address bit0=0)) ← D3~D0, (@ZR(RAM Address bit0=1)) ← D7~D4, ZR ← ZR+2

### <u>LDSH</u>

Instruction Characteristics: Two-word instruction, 8 machine cycles, 16 bits of data transferred.

**Instruction Explanation:** Store the 16-bit Immediate data (D) to the data RAM at the four contiguous addresses pointed to by @HL or @ZR.

This instruction uses an instruction 2-character in length and takes 8 machine cycles to complete. The  $1^{st}$  character in the instruction is the OPcode and the  $1^{st}$  operand, while the 16-bit long Immediate data is in the instruction's  $2^{nd}$  character.

Regardless of what the actual value of the two least significant bits of HL or ZR may be, they will be ignored during execution of this instruction. The four contiguous addresses accessed will be @HL/ZR(RAM address bit1,0=10), @HL/ZR(RAM address bit1,0=01), @HL/ZR(RAM address bit1,0=10), and @HL/ZR(RAM address bit1,0=11).

Imm. Data D	D7	D6	D5	D4	D3	D2	D1	D0
Destination RAM data	Bit3	Bit2	Bit1	Bit0	Bit3	Bit2	Bit1	Bit0
Destination RAM addr.	@HL/ZR(RAM Address bit1,0=01)				@HL/ZR(RAM Address bit1,0=00)			
Imm. Data D	D15	D14	D13	D12	D11	D10	D9	D8
Destination RAM data	Bit3	Bit2	Bit1	Bit0	Bit3	Bit2	Bit1	Bit0
Destination RAM addr.	@HL/ZR(RAM Address bit1,0=11)				@HL	ZR(RAM A	ddress bit1,	0=10)

The bit data correspondence is as follows:



#### Notes:

- (1).  $D = 0h \sim FFFFh$ .
- (2). After executing this instruction, certain syntax automatically increments the content of HL or ZR by 4.
- (3). MCU will temporarily suspend all interrupt requests during the 8 machine cycles used for executing this instruction.

### **Instruction Syntax:**

OP code	Operand	Instruction Operation
LDSH SETDAT	@HL, D	$(@HL(RAM Address bit1,0=00)) \leftarrow D3\sim D0,$ $(@HL(RAM Address bit1,0=01)) \leftarrow D7\sim D4,$ $(@HL(RAM Address bit1,0=10)) \leftarrow D11\sim D8,$ $(@HL(RAM Address bit1,0=11)) \leftarrow D15\sim D12,$
LDSH# SETDAT	@HL, D	(@HL(RAM Address bit1,0=00)) ← D3~D0, (@HL(RAM Address bit1,0=01)) ← D7~D4, (@HL(RAM Address bit1,0=10)) ← D11~D8, (@HL(RAM Address bit1,0=11)) ← D15~D12, HL ← HL+4
LDSH SETDAT	@ZR, D	$(@ZR(RAM Address bit1,0=00)) \leftarrow D3\sim D0,$ $(@ZR(RAM Address bit1,0=01)) \leftarrow D7\sim D4,$ $(@ZR(RAM Address bit1,0=10)) \leftarrow D11\sim D8,$ $(@ZR(RAM Address bit1,0=11)) \leftarrow D15\sim D12,$
LDSH# SETDAT	@ZR, D	$\begin{array}{l} (@ZR(RAM \text{ Address bit1},0=00)) \leftarrow D3\sim D0, \\ (@ZR(RAM \text{ Address bit1},0=01)) \leftarrow D7\sim D4, \\ (@ZR(RAM \text{ Address bit1},0=10)) \leftarrow D11\sim D8, \\ (@ZR(RAM \text{ Address bit1},0=11)) \leftarrow D15\sim D12, \\ ZR \leftarrow ZR+4 \end{array}$

### **STA**

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

Instruction Explanation: Store the content of AC to the data RAM pointed to by Rx, @HL or @ZR.


The bit data correspondence is as follows:

AC	AC3	AC2	AC1	AC0
Rx	(Rx)3	(Rx)2	(Rx)1	(Rx)0

#### Notes:

(1). After executing this instruction, certain syntax automatically increments the content of HL or ZR by 1.

(2). Absolute addressing must be used for Rx syntax.



### **Instruction Syntax:**

OP code	Operand	Instruction Operation
STA	Rx	$(Rx) \leftarrow AC$
STA	@HL	$(@HL) \leftarrow AC$
STA#	@HL	$(@HL) \leftarrow AC$ HL $\leftarrow$ HL+1
STA	@ZR	$(@ZR) \leftarrow AC$
STA#	@ZR	$(@ZR) \leftarrow AC$ $ZR \leftarrow ZR+1$

### <u>MRW</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

**Instruction Explanation:** Store the content of the data RAM pointed to by Rx to the data RAM pointed to by @HL or @ZR or Ry and AC.

#### Notes:

(1). After executing this instruction, certain syntax automatically increments the content of HL or ZR by 1.

(2). Absolute addressing must be used for Rx and Ry syntax.

### **Instruction Syntax:**

OP code	Operand	Instruction Operation
MRW	Ry, Rx	$(Ry) \leftarrow (Rx), AC \leftarrow (Rx)$
MRW	@HL, Rx	$(@HL) \leftarrow (Rx), \\ AC \leftarrow (Rx)$
MRW#	@HL, Rx	$(@HL) \leftarrow (Rx),$ AC $\leftarrow (Rx)$ HL $\leftarrow$ HL+1
MRW	@ZR, Rx	$(@ZR) \leftarrow (Rx), \\ AC \leftarrow (Rx)$
MRW#	@ZR, Rx	$(@ZR) \leftarrow (Rx),$ AC $\leftarrow (Rx)$ ZR $\leftarrow ZR+1$

### <u>MWR</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

**Instruction Explanation:** Store the content of the data RAM pointed to by @HL or @ZR or Ry to the data RAM pointed to by Rx and AC.

### Notes:

<sup>(1).</sup> After executing this instruction, certain syntax automatically increments the content of HL or ZR by 1.

UM-TM89XXInstructions\_E



(2). Absolute addressing must be used for Rx and Ry syntax.

### **Instruction Syntax:**

OP code	Operand	Instruction Operation
MWR	Rx, Ry	$(Rx) \leftarrow (Ry), AC \leftarrow (Ry)$
MWR	Rx, @HL	$(Rx) \leftarrow (@HL), \\ AC \leftarrow (@HL)$
MWR#	Rx, @HL	(Rx) ← (@HL), AC ← (@HL) HL ← HL+1
MWR	Rx, @ZR	$(Rx) \leftarrow (@ZR), AC \leftarrow (@ZR)$
MWR#	Rx, @ZR	$(Rx) \leftarrow (@ZR),$ AC $\leftarrow (@ZR)$ ZR $\leftarrow ZR+1$

### <u>LDA</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

Instruction Explanation: Write the content of the data RAM pointed to by Rx, @HL or @ZR to AC.

The bit data correspondence is as follows:

Rx	(Rx)3	(Rx)2	(Rx)1	(Rx)0
AC	AC3	AC2	AC1	AC0

### Notes:

- (1). After executing this instruction, certain syntax automatically increments the content of HL or ZR by 1.
- (2). Absolute addressing must be used for Rx syntax.

#### **Instruction Syntax:**

OP code	Operand	Instruction Operation
LDA	Rx	$AC \leftarrow (Rx)$
LDA	@HL	$AC \leftarrow (@HL)$
LDA#	@HL	$AC \leftarrow (@HL), \\HL \leftarrow HL + 1$
LDA	@ZR	$AC \leftarrow (@ZR)$
LDA#	@ZR	$AC \leftarrow (@ZR),$ $ZR \leftarrow ZR + 1$



### 2.3 LCD Instructions

### <u>LCT</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 8 bits (write) and 4 bits(read) of data transferred.

**Instruction Explanation:** Pass the content of the data RAM pointed to by Ry or @HL to the 7-segment decoder to generate 8 bits of data (DBUSH~DBUSA) then store these 8 bits of data to the two contiguous addresses pointed to by @ZR or the address of the LCD display memory pointed to by Lz.

Regardless of what the actual LSB value of @ZR may be, it will be ignored during the execution of this instruction. The two contiguous addresses accessed will be @ZR (RAM address bit0=0) and @ZR (RAM address bit0=1).

Destination	RAM addr. = $N^*+1$				RAM addr. = $N^*$			
RAM addr. & data mapping	bit3	bit2	bit1	bit0	bit3	bit2	bit1	bit0
7-seg decoder output data	DBUSH	DBUSG	DBUSF	DBUSE	DBUSD	DBUSC	DBUSB	DBUSA
@ZR addr.	@ZR(RAM Address bit0=1)				@ZR(RAM Address bit0=0)			0)
LZ addr.	$0100H + Lz \times 2 + 1$					0100H + 1	Lz x 2 + 0	

The bit data correspondence is as follows:

\*: N represents odd-numbered data RAM addresses.

#### Notes:

- (1). The contents of HL and ZR must be set before executing this instruction.
- (2). Absolute addressing must be used for Ry and Lz syntax.
- (3). After executing this instruction, certain syntax automatically increments the content of ZR by 2 or the content of HL by 1.



### **Instruction Syntax:**

OP code	Operand	Instruction Operation
LCT	@ZR, Ry	$(@ZR(RAM Address bit0=0)) \leftarrow 7$ -segment decoder(DBUSD~A) \leftarrow (Ry) $(@ZR(RAM Address bit0=1)) \leftarrow 7$ -segment decoder(DBUSH~E) \leftarrow (Ry)
LCT#		$(@ZR(RAM Address bit0=0)) \leftarrow 7$ -segment decoder(DBUSD~A) $\leftarrow$ (Ry) $(@ZR(RAM Address bit0=1)) \leftarrow 7$ -segment decoder(DBUSH~E) $\leftarrow$ (Ry) ZR $\leftarrow$ ZR+2
LCT	@ZR, @HL	(@ZR(RAM Address bit0=0)) ← 7-segment decoder(DBUSD~A) ← (@HL) (@ZR(RAM Address bit0=1)) ← 7-segment decoder(DBUSH~E) ← (@HL)
LCT&		(@ZR(RAM Address bit0=0)) ← 7-segment decoder(DBUSD~A) ← (@HL) (@ZR(RAM Address bit0=1)) ← 7-segment decoder(DBUSH~E) ← (@HL) HL ← HL+1
LCT%		$(@ZR(RAM Address bit0=0)) \leftarrow 7$ -segment decoder(DBUSD~A) $\leftarrow (@HL)$ $(@ZR(RAM Address bit0=1)) \leftarrow 7$ -segment decoder(DBUSH~E) $\leftarrow (@HL)$ $ZR \leftarrow ZR+2$
LCT\$		(@ZR(RAM Address bit0=0)) ← 7-segment decoder(DBUSD~A) ← (@HL) (@ZR(RAM Address bit0=1)) ← 7-segment decoder(DBUSH~E) ← (@HL) HL ← HL+1 ZR ← ZR+2
LCT	Lz, Ry	(Lz) $\leftarrow$ 7-segment decoder $\leftarrow$ (Ry)
LCT	Lz, @HL	$(Lz) \leftarrow 7$ -segment decoder $\leftarrow (@HL)$
LCT#	17 (Ø) HI	*Lz) $\leftarrow$ 7-segment decoder $\leftarrow$ (@HL) HL $\leftarrow$ HL+1

### <u>LCB</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 8 bits (write) and 4 bits(read) of data transferred.

**Instruction Explanation:** Pass the content of the data RAM pointed to by Ry or @HL to the 7-segment decoder to generate 8 bits of data then store these 8 bits of data to the two contiguous addresses pointed to by @ZR or the address of the LCD display memory pointed to by Lz.

If the content of the data RAM pointed to by Ry or @HL is 0h, then the 8 bits of data (DBUSH~A) generated by the 7-segment decoder will be 00h. Regardless of what the actual LSB value of @ZR may be, it will be ignored during the execution of this instruction. The two contiguous addresses accessed will be @ZR (RAM address bit0=0) and @ZR (RAM address bit0=1).

Destination RAM addr. =  $N^*+1$ RAM addr. =  $N^*$ RAM addr. & bit3 bit2 bit0 bit3 bit2 bit1 bit1 bit0 data mapping 7-seg decoder DBUSH DBUSG DBUSF DBUSE DBUSD DBUSC DBUSB DBUSA output data @ZR addr. @ZR(RAM Address bit0=1) @ZR(RAM Address bit0=0) LZ addr. 0100H + Lz x 2 + 1  $0100H + Lz \times 2 + 0$ 

The bit data correspondence is as follows:

\*: N represents odd-numbered data RAM addresses.



#### Notes:

- (1). The contents of HL and ZR must be set before executing this instruction.
- (2). Absolute addressing must be used for Ry and Lz syntax.
- (3). After executing this instruction, certain syntax automatically increments the content of ZR by 2 or the content of HL by 1.

#### **Instruction Syntax:**

OP code	Operand	Instruction Operation
LCB	@ZR, Ry	$(@ZR(RAM Address bit0=0)) \leftarrow 7$ -segment decoder(DBUSD~A) \leftarrow (Ry) $(@ZR(RAM Address bit0=1)) \leftarrow 7$ -segment decoder(DBUSH~E) \leftarrow (Ry)
LCD		$00 \leftarrow 7$ -segment decoder $\leftarrow 0$
		$(@ZR(RAM Address bit0=0)) \leftarrow 7$ -segment decoder(DBUSD~A) \leftarrow (Ry)
LCB#	@ZR, Ry	$(@ZR(RAM Address bit0=1)) \leftarrow 7$ -segment decoder(DBUSH~E) $\leftarrow (Ry)$
		$ZR \leftarrow ZR+2$ 00 \le 7-segment decoder \le 0
		$(@ZR(RAM Address bit0=0)) \leftarrow 7$ -segment decoder(DBUSD~A) $\leftarrow (@HL)$
LCB	@ZR, @HL	$(@ZR(RAM Address bit0=0)) \leftarrow 7$ -segment decoder(DBUSD~A) $\leftarrow (@HL)$
LCD	ezk, ent	$00 \leftarrow 7$ -segment decoder $\leftarrow 0$
		$(@ZR(RAM Address bit0=0)) \leftarrow 7$ -segment decoder(DBUSD~A) $\leftarrow (@HL)$
LCB&	@ZR, @HL	$(@ZR(RAM Address bit0=1)) \leftarrow 7$ -segment decoder(DBUSH~E) $\leftarrow (@HL)$
LUDA		$HL \leftarrow HL+1$
		$00 \leftarrow 7$ -segment decoder $\leftarrow 0$
		$(@ZR(RAM Address bit0=0)) \leftarrow 7$ -segment decoder(DBUSD~A) \leftarrow (@HL)
LCB%	@ZR, @HL	$(@ZR(RAM Address bit0=1)) \leftarrow 7$ -segment decoder(DBUSH~E) $\leftarrow (@HL)$
LOD/	ezit, eniz	$ZR \leftarrow ZR+2$
		$00 \leftarrow 7$ -segment decoder $\leftarrow 0$
		$(@ZR(RAM Address bit0=0)) \leftarrow$ 7-segment decoder(DBUSD~A) $\leftarrow$ (@HL)
I CD¢		$(@ZR(RAM Address bit0=1)) \leftarrow 7$ -segment decoder(DBUSH~E) $\leftarrow (@HL)$
LCB\$	@ZR, @HL	$HL \leftarrow HL+1$
		$ZR \leftarrow ZR+2$ $00 \leftarrow 7$ -segment decoder $\leftarrow 0$
		$(Lz) \leftarrow 7$ -segment decoder $\leftarrow 0$
LCB	Lz, Ry	$00 \leftarrow 7$ -segment decoder $\leftarrow 0$
		$(Lz) \leftarrow 7$ -segment decoder $\leftarrow (@HL)$
LCB	Lz, @HL	$00 \leftarrow 7$ -segment decoder $\leftarrow 0$
		$(Lz) \leftarrow 7$ -segment decoder $\leftarrow (@HL)$
LCB#	Lz, @HL	$HL \leftarrow HL+1$
		$00 \leftarrow 7$ -segment decoder $\leftarrow 0$

### <u>LCP</u>

**Instruction Characteristics:** Single-word instruction, 4 machine cycles, 8 bits (write) and 4 bits(read) of data transferred.

**Instruction Explanation:** Store the content of the data RAM pointed to by Ry or @HL and the content at AC to the two contiguous data RAM addresses pointed to by @ZR or the LCD display memory address pointed to by Lz.

UM-TM89XXInstructions\_E



Regardless of what the actual LSB value of @ZR may be, it will be ignored during the execution of this instruction. The two contiguous addresses accessed will be @ZR (RAM address bit0=0) and @ZR (RAM address bit0=1).

Destination RAM		RAM add	r. = N*+1		RAM addr. = $N^*$			
addr. & data mapping	bit3	bit2	bit1	bit0	bit3	bit2	bit1	bit0
Output 8bits Data	AC3	AC2	AC2	AC0	(Ry)3/ (@HL)3	(Ry2)/ (@HL)2	(Ry)1/ (@HL)1	(Ry)0/ (@HL)0
@ZR addr.	@ZR(RAM Address bit0=1)				@ZR(RAM Address bit0=0)			
LZ addr.	$0100H + Lz \ge 2 + 1$				$0100H + Lz \ge 2 + 0$			

The bit data correspondence is as follows:

\*: N represents odd-numbered data RAM addresses.

#### Notes:

- (1). The content of ZR or HL must be set before executing this instruction.
- (2). Absolute addressing must be used for Ry and Lz syntax.
- (3). After executing this instruction, certain syntax automatically increments the content of ZR by 2 or the content of HL by 1.

### **Instruction Syntax:**

OP code	Operand	Instruction Operation
LCP	@ZR, Ry	$(@ZR(RAM Address bit0=0)) \leftarrow (Ry)$
LCI	@ΖR, Ry	$(@ZR(RAM Address bit0=1)) \leftarrow AC$
		$(@ZR(RAM Address bit0=0)) \leftarrow (Ry)$
LCP#	@ZR, Ry	$(@ZR(RAM Address bit0=1)) \leftarrow AC$
		$ZR \leftarrow ZR+2$
LCP	@ZR, @HL	$(@ZR(RAM Address bit0=0)) \leftarrow (@HL)$
	WZK, WIIL	$(@ZR(RAM Address bit0=1)) \leftarrow AC$
		$(@ZR(RAM Address bit0=0)) \leftarrow (@HL)$
LCP&	@ZR, @HL	$(@ZR(RAM Address bit0=1)) \leftarrow AC$
		$HL \leftarrow HL+1$
	@ZR, @HL	$(@ZR(RAM Address bit0=0)) \leftarrow (@HL)$
LCP%		$(@ZR(RAM Address bit0=1)) \leftarrow AC$
		$ZR \leftarrow ZR+2$
	@ZR, @HL	$(@ZR(RAM Address bit0=0)) \leftarrow (@HL)$
LCP\$		$(@ZR(RAM Address bit0=1)) \leftarrow AC$
LCF\$		$HL \leftarrow HL+1$ ,
		$ZR \leftarrow ZR+2$
LCP	Lz, Ry	$(Lz)_{low nibble} \leftarrow (Ry),$
LCI	LZ, Ky	$(Lz)_{high nibble} \leftarrow AC$
LCP	Lz, @HL	$(Lz)_{low nibble} \leftarrow (@HL),$
LUI	LZ, WIIL	$(Lz)_{high nibble} \leftarrow AC$
		$(Lz)_{low nibble} \leftarrow (@HL),$
LCP#	Lz, @HL	$(Lz)_{high nibble} \leftarrow AC$
		$HL \leftarrow HL+1$



### <u>LCD</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 8 bits of data transferred.

# **Instruction Explanation:** This instruction stores the 8 bits content of the table ROM pointed to by @HL to the two contiguous data RAM addresses pointed to by @ZR or the LCD display memory address pointed to by Lz.

Regardless of what the actual LSB value of @ZR may be, it will be ignored during the execution of this instruction. The two contiguous addresses accessed will be @ZR (RAM address bit0=0) and @ZR (RAM address bit0=1).

The bit data correspondence is as follows:

Destination		RAM add	r. = N*+1		RAM addr. = $N^*$				
RAM addr. & data mapping	bit3	bit2	bit1	bit0	bit3	bit2	bit1	bit0	
Table ROM output 8bits data	T(@HL)7	T(@HL)6	T(@HL)5	T(@HL)4	T(@HL)3	T(@HL)2	T(@HL)1	T(@HL)0	
@ZR addr.	@ZR(RAM Address bit0=1)				@ZR(RAM Address bit0=0)				
LZ addr.	0100H + Lz x 2 + 1				$0100H + Lz \ge 2 + 0$				

### \*: N represents odd-numbered data RAM addresses.

### Notes:

- (1). The contents of HL and ZR must be set before executing this instruction.
- (2). Absolute addressing must be used for Lz syntax.
- (3). After executing this instruction, certain syntax automatically increments the content of ZR by 2 or content L of H by 1.

### **Instruction Syntax:**

OP code	Operand	Instruction Operation
LCD	@ZR, @HL	$(@ZR(RAM Address bit0=0)) \leftarrow T(@HL)_{low nibble},$ $(@ZR(RAM Address bit0=1)) \leftarrow T(@HL)_{high nibble},$
LCD&	@ZR, @HL	$(@ZR(RAM Address bit0=0)) \leftarrow T(@HL)_{low nibble},$ $(@ZR(RAM Address bit0=1)) \leftarrow T(@HL)_{high nibble},$ $HL \leftarrow HL+1$
LCD%	@ZR, @HL	$(@ZR(RAM Address bit0=0)) \leftarrow T(@HL)_{low nibble},$ $(@ZR(RAM Address bit0=1)) \leftarrow T(@HL)_{high nibble},$ $ZR \leftarrow ZR+2$
LCD\$	@ZR, @HL	$(@ZR(RAM Address bit0=0)) \leftarrow T(@HL)_{low nibble},$ $(@ZR(RAM Address bit0=1)) \leftarrow T(@HL)_{high nibble},$ $HL \leftarrow HL+1$ $ZR \leftarrow ZR+2$
LCD	Lz, @HL	$(Lz) \leftarrow T(@HL)$
LCD#	Lz, @HL	$(Lz) \leftarrow T(@HL) \\ HL \leftarrow HL+1$



### LCE

Instruction Characteristics: Single-word instruction, 4 machine cycles, 8 bits of data transferred.

Instruction Explanation: Store the 8-bit content from the two contiguous addresses at the data RAM pointed to by @HL or @ZR to LCD display memory address pointed to by Lz.

Regardless of what the actual LSB value of @HL or @ZR may be, it will be ignored during the execution of this instruction. The two contiguous addresses accessed will be @ZR (RAM address bit0=0), @ZR(RAM address bit0=1) or @HL(RAM Address bit0=0), @HL (RAM address bit0=1).

Source RAM addr.	RAM addr. = $Ns^*+1$				RAM addr. = Ns*				
& data mapping	bit3	bit2	bit1	bit0	bit3	bit2	bit1	bit0	
Source 8bits data	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	
Source RAM addr	@HL/ZR(RAM Address bit0=1)				@HL/ZR(RAM Address bit0=0)				
Destination RAM	RAM addr. = $Nd^{*}+1$			RAM addr. = $Nd^*$					
addr. & data mapping	bit3	bit2	bit1	bit0	bit3	bit2	bit1	bit0	
Destination 8bits data	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	
Destination RAM addr.	0100H + Lz x 2 + 1			0100H + Lz x 2 + 0					

The bit data correspondence is as follows:

\*: Ns, Nd represents odd-numbered data RAM addresses.

### Notes:

- (1). The contents of HL and ZR must be set before executing this instruction.
- (2). After executing this instruction, certain syntax automatically increments the content of HL or ZR by 2.
- (3). Absolute addressing must be used for Lz syntax.

### **Instruction Syntax:**

OP code	Operand	Instruction Operation
		1
LCE	Lz, @HL	$(Lz)_{low nibble} \leftarrow (@HL(RAM Address bit0=0))$
Let		$(Lz)_{high nibble} \leftarrow (@HL(RAM Address bit0=1))$
		$(Lz)_{low nibble} \leftarrow (@HL(RAM Address bit0=0))$
LCE#		$(Lz)_{high nibble} \leftarrow (@HL(RAM Address bit0=1))$
		$HL \leftarrow HL+2$
LCE	Lz, @ZR	$(Lz)_{low nibble} \leftarrow (@ZR(RAM Address bit0=0))$
LCE	LZ, WZK	$(Lz)_{high nibble} \leftarrow (@ZR(RAM Address bit0=1))$
		$(Lz)_{low nibble} \leftarrow (@ZR(RAM Address bit0=0))$
LCE#		$(Lz)_{high nibble} \leftarrow (@ZR(RAM Address bit0=1))$
		$ZR \leftarrow ZR+2$



# 2.4 Register Access Instructions

# <u>SMUI</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

**Instruction Explanation:** Write the content of the data RAM pointed to by Rx, @HL or @ZR to MUI for use as the multiplier during the multiplication operation.

### Notes:

- (1). After executing this instruction, certain syntax automatically increments the content of HL or ZR by 1.
- (2). Absolute addressing must be used for Rx syntax.

### **Instruction Syntax:**

OP code	Operand	Instruction Operation
SMUI	Rx	$MUI \leftarrow (Rx)$
SMUI	@HL	$MUI \leftarrow (@HL)$
SMUI#	@HL	$MUI \leftarrow (@HL)$ HL $\leftarrow$ HL+1
SMUI	@ZR	$MUI \leftarrow (@ZR)$
SMUI#	@ZR	$MUI \leftarrow (@ZR)$ $ZR \leftarrow ZR+1$

# <u>MMH</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

**Instruction Explanation:** Store the content of MU (the 4 upper bits of the multiplication operation result) to the data RAM pointed to by Rx, @HL or @ZR and AC.

- (1). After executing this instruction, certain syntax automatically increments the content of HL or ZR by 1.
- (2). Absolute addressing must be used for Rx syntax.



OP code	Operand	Instruction Operation
MMH	Rx	$(Rx) \leftarrow MU, \\ AC \leftarrow MU$
MMH	@HL	$(@HL) \leftarrow MU,$ AC $\leftarrow MU$
MMH#	@HL	$\begin{array}{l} (@HL) \leftarrow MU, \\ AC \leftarrow MU \\ HL \leftarrow HL+1 \end{array}$
ММН	@ZR	$(@ZR) \leftarrow MU,$ AC $\leftarrow MU$
MMH#	@ZR	$(@ZR) \leftarrow MU,$ AC $\leftarrow MU$ ZR $\leftarrow ZR+1$

## <u>MWM</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

**Instruction Explanation:** Pass the content of the data RAM (work register) pointed to by Ry to the register pointed to by RM (on the EV chip (TM8999) this is an expansion IO port).

The bit data correspondence is as follows:

Source RAM data	(Ry)3	(Ry)2	(Ry)1	(Ry)0
Register Content of Rm	(Rm)3	(Rm)2	(Rm)1	(Rm)0

#### Notes:

(1).  $Rm = 0 \sim F$ 

(2). Absolute addressing must be used for Ry syntax.

#### **Instruction Syntax:**

OP code	Operand	Instruction Operation
MWM	Rm, Ry	$(Rm) \leftarrow (Ry)$

## <u>MMW</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

**Instruction Explanation:** Pass the content of the register pointed to by Rm (on the EV chip (TM8999) this is an expansion IO port) to the data RAM pointed to by Ry and AC.



The bit data correspondence is as follows:

Content of Rm register	(Rm)3	(Rm)2	(Rm)1	(Rm)0
Destination RAM data	(Ry)3	(Ry)2	(Ry)1	(Ry)0
Destination AC register	AC3	AC2	AC1	AC0

Notes:

(1).  $Rm = 0 \sim F$ 

(2). Absolute addressing must be used for Ry syntax.

#### **Instruction Syntax:**

OP code	Operand	Instruction Operation
MMW	RV RM	$\begin{array}{l} (\text{Ry}) \leftarrow (\text{Rm}) \\ \text{AC} \leftarrow (\text{Rm}) \end{array}$

# <u>LSP</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

**Instruction Explanation:** Store the content of the Stack Pointer to the data RAM pointed to by Rx and AC.

The bit data correspondence is as follows:

Stack Pointer	SP3	SP2	SP1	SP0
Destination RAM data	(Rx)3	(Rx)2	(Rx)1	(Rx)0
Destination AC register	AC3	AC2	AC1	AC0

**Note:** Absolute addressing must be used for Rx syntax.

#### **Instruction Syntax:**

OP code	Operand	Instruction Operation
LSP	R X	$(Rx) \leftarrow STACK \text{ pointer}, \\ AC \leftarrow STACK \text{ pointer}$


## MAF

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

**Instruction Explanation:** Store the content of the STS1 register to the data RAM pointed to by Rx and AC.

The bit data correspondence is as follows:

Content of STS1	CF	Zero	SCF12	SCF11
Rx	(Rx)3	(Rx)2	(Rx)1	(Rx)0
AC	AC3	AC2	AC1	AC0



Note: Absolute addressing must be used for Rx syntax.

#### **Instruction Syntax:**

OP code	Operand	Instruction Operation
MAF	Rx	$(Rx) \leftarrow STS1, AC \leftarrow STS1$

### <u>MRA</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 1 bit of data transferred.

Instruction Explanation: Store bit3 from the content of data RAM pointed to by Rx to CF.

The bit data correspondence is as follows:

Rx	(Rx)3	(Rx)2	(Rx)1	(Rx)0
Content of CF	CF	-	-	-

Note: Absolute addressing must be used for Rx syntax.

#### **Instruction Syntax:**

OP code	Operand	Instruction Operation
MRA	Rx	$CF \leftarrow (Rx)3$

## <u>MSB</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

**Instruction Explanation:** Store the content of the STS2 register to the data RAM pointed to by Rx and AC.

The bit data correspondence is as follows:

Content of STS2	SCF3(IOD)	SCF2(HRx)	SCF1(IOC)	BCF(PSF)
Rx	(Rx)3	(Rx)2	(Rx)1	(Rx)0
AC	AC3	AC2	AC1	AC0

Note: Absolute addressing must be used for Rx syntax.

#### **Instruction Syntax:**

OP code	Operand	Instruction Operation
MSB	Rv	$\begin{array}{l} (\text{Rx}) \leftarrow \text{STS2}, \\ \text{AC} \leftarrow \text{STS2} \end{array}$



## <u>MSC</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

**Instruction Explanation:** Store the content of the STS3 register to the data RAM pointed to by Rx and AC.

The bit data correspondence is as follows:

Content STS3	SCF7(Pre-divider)	PH15	SCF5(TMR1)	SCF4(INT)
Rx	(Rx)3	(Rx)2	(Rx)1	(Rx)0
AC	AC3	AC2	AC1	AC0

Note: Absolute addressing must be used for Rx syntax.

#### **Instruction Syntax:**

OP code	Operand	Instruction Operation
MSC	Rx	$(Rx) \leftarrow STS3, AC \leftarrow STS3$

# <u>MCX</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 3 bits of data transferred.

**Instruction Explanation:** Store the content of the STS3X register to the data RAM pointed to by Rx and AC.

The bit data correspondence is as follows:

Content of STS3X	_	SCF0(IOA)	SCF6(TMR2)	SCF8(SKI)
Rx	(Rx)3	(Rx)2	(Rx)1	(Rx)0
AC	AC3	AC2	AC1	AC0

**Note:** Absolute addressing must be used for Rx syntax.

## **Instruction Syntax:**

OP code	Operand	Instruction Operation
МСХ	Rx	$\begin{array}{l} (\text{Rx}) \leftarrow \text{STS3X}, \\ \text{AC} \leftarrow \text{STS3X} \end{array}$

# <u>MSD</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

**Instruction Explanation:** Store the content of the STS4 register to the data RAM pointed to by Rx and AC.

UM-TM89XXInstructions\_E



The bit data correspondence is as follows:

Content of STS4	LBF	RFOVF	WDF	CSF
Rx	(Rx)3	(Rx)2	(Rx)1	(Rx)0
AC	AC3	AC2	AC1	AC0

Note: Absolute addressing must be used for Rx syntax.

#### **Instruction Syntax:**

OP code	Operand	Instruction Operation
MSD	Rx	$(Rx) \leftarrow STS4, AC \leftarrow STS4$

# <u>MDX</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

**Instruction Explanation:** Store the content of the STS4X register to the data RAM pointed to by Rx and AC.

The bit data correspondence is as follows:

Content of STS4X	SCF10 (TMR3)	INT	CX2	СХ
Rx	(Rx)3	(Rx)2	(Rx)1	(Rx)0
AC	AC3	AC2	AC1	AC0

**Note:** Absolute addressing must be used for Rx syntax.

### **Instruction Syntax:**

OP code	Operand	Instruction Operation
MDX	Rx	$\begin{array}{l} (\text{Rx}) \leftarrow \text{STS4X}, \\ \text{AC} \leftarrow \text{STS4X} \end{array}$

# MKI

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

**Instruction Explanation:** Store the content of the STS5 register (KI1~KI4) to the data RAM pointed to by Rx and AC.

The bit data correspondence is as follows:

Content of STS5	KI4	KI3	KI2	KI1
Rx	(Rx)3	(Rx)2	(Rx)1	(Rx)0
AC	AC3	AC2	AC1	AC0

Note: Absolute addressing must be used for Rx syntax.

```
UM-TM89XXInstructions_E
```



OP code	Operand	Instruction Operation
MKI	Rx	$\begin{array}{l} (Rx) \leftarrow STS5, \\ AC \leftarrow STS5 \end{array}$



# 2.5 Arithmetic/Logic Operation Instructions

# <u>MULH</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

**Instruction Explanation:** This is a binary multiplication instruction. The 4-bit content of the data RAM pointed to by Rx, @HL or @ZR is set as the multiplicand then multiplied against the content of MUI (multiplier) in a multiplication operation. The 8-bit operation result is stored to MU and AC. The multiplication result and its correspondence with the MU and AC bits data are as follows:

Result	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Destination register	MU3	MU2	MU1	MU0	AC3	AC2	AC1	AC0

Notes:

- (1). Before executing this instruction make sure that the multiplicand and multiplier are both in binary format. The result of the operation will be in the binary format as well.
- (2). After executing this instruction, certain syntax automatically increments the content of HL or ZR by 1.
- (3). Absolute addressing must be used for Rx syntax.

#### **Instruction Syntax:**


OP code	Operand	Instruction Operation
MULH	Rx	MU, AC $\leftarrow$ (Rx) * MUI
MULH	@HL	MU, AC $\leftarrow$ (@HL) * MUI
MULH#	@HL	MU, AC $\leftarrow$ (@HL) * MUI HL $\leftarrow$ HL+1
MULH	@ZR	MU, AC $\leftarrow$ (@ZR) * MUI
MULH#	@ZR	MU, AC $\leftarrow$ (@ZR) * MUI ZR $\leftarrow$ ZR+1

## **MULD**

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

**Instruction Explanation:** This is a decimal multiplication instruction. The 4-bit content of the data RAM pointed to by Rx, @HL or @ZR is set as the multiplicand then multiplied against the content of MUI (multiplier) in a multiplication operation. The 8-bit operation result is stored to MU and AC. The multiplication result and its correspondence with the MU and AC register bits are as follows:

Result	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Destination register	MU3	MU2	MU1	MU0	AC3	AC2	AC1	AC0



#### Notes:

- (1). Before executing this instruction make sure that the multiplicand and multiplier are both in decimal format. The result of the operation will be in the decimal format as well.
- (2). After executing this instruction, certain syntax automatically increments the content of HL or ZR by 1.
- (3). Absolute addressing must be used for Rx syntax.

#### **Instruction Syntax:**

OP code	Operand	Instruction Operation
MULD	Rx	$MU_{10}, AC_{10} \leftarrow (Rx)_{10} * MUI_{10}$
MULD	@HL	$MU_{10}, AC_{10} \leftarrow (@HL)_{10} * MUI_{10}$
MULD#	@HL	$MU_{10}, AC_{10} \leftarrow (@HL)_{10} * MUI_{10}$ HL $\leftarrow$ HL+1
MULD	@ZR	$MU_{10}, AC_{10} \leftarrow (@ZR)_{10} * MUI_{10}$
MULD#	@ZR	$MU_{10}, AC_{10} \leftarrow (@ZR)_{10} * MUI_{10}$ ZR $\leftarrow$ ZR+1

## <u>ADC</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

**Instruction Explanation:** This is a binary or decimal addition operation instruction. The content of the data RAM pointed to by Rx, @HL or @ZR is added to the content of AC and CF in an additional operation. The operation result will be stored to AC or the data RAM pointed to by Rx, @HL or @ZR.

The instruction distinguishes between binary or decimal addition using the existence of "DA" in the operand. Use of DA indicates decimal addition; its absence means use of binary addition.

- (1). Before executing this instruction make sure that the summand and addend are both in the same number system. The existence or absence of the "DA" in the operand will determine whether the result of the operation will be in the binary or decimal format.
- (2). The carried number in the result of this addition operation will change the value of CF.
- (3). After executing this instruction, certain syntax automatically increments the content of HL or ZR by 1.
- (4). Absolute addressing must be used for Rx syntax.



OP code	Operand	Instruction Operation
ADC	Rx	$AC \leftarrow (Rx) + AC + CF$
ADC*	Rx	$AC \leftarrow (Rx) + AC + CF,$ $(Rx) \leftarrow (Rx) + AC + CF$
ADC	@HL	$AC \leftarrow (@HL) + AC + CF$
ADC#	@HL	$AC \leftarrow (@HL) + AC + CF$ $HL \leftarrow HL+1$
ADC*	@HL	$AC \leftarrow (@HL) + AC + CF,$ (@HL) $\leftarrow (@HL) + AC + CF$
ADC*#	@HL	$AC \leftarrow (@HL) + AC + CF,$ (@HL) $\leftarrow (@HL) + AC + CF$ HL $\leftarrow$ HL+1
ADC	@HL, DA	$AC_{10} \leftarrow (@HL)_{10} + AC_{10} + CF$
ADC#	@HL, DA	$AC_{10} \leftarrow (@HL)_{10} + AC_{10} + CF$ $HL \leftarrow HL+1$
ADC*	@HL, DA	$AC_{10} \leftarrow (@HL)_{10} + AC_{10} + CF,$ $(@HL)_{10} \leftarrow (@HL)_{10} + AC_{10} + CF$
ADC*#	@HL, DA	$AC_{10} \leftarrow (@HL)_{10} + AC_{10} + CF, (@HL)_{10} \leftarrow (@HL)_{10} + AC_{10} + CF HL \leftarrow HL+1$
ADC	@ZR	$AC \leftarrow (@ZR) + AC + CF$
ADC#	@ZR	$AC \leftarrow (@ZR) + AC + CF$ $ZR \leftarrow ZR + 1$
ADC*	@ZR	$AC \leftarrow (@ZR) + AC + CF,$ (@ZR) $\leftarrow (@ZR) + AC + CF$
ADC*#	@ZR	$AC \leftarrow (@ZR) + AC + CF,$ (@ZR) $\leftarrow (@ZR) + AC + CF$ ZR $\leftarrow ZR+1$
ADC	@ZR, DA	$AC_{10} \leftarrow (@ZR)_{10} + AC_{10} + CF$
ADC#	@ZR, DA	$AC_{10} \leftarrow (@ZR)_{10} + AC_{10} + CF$ ZR $\leftarrow$ ZR+1
ADC*	@ZR, DA	$AC_{10} \leftarrow (@ZR)_{10} + AC_{10} + CF,$ $(@ZR)_{10} \leftarrow (@ZR)_{10} + AC_{10} + CF$
ADC*#	@ZR, DA	$AC_{10} \leftarrow (@ZR)_{10} + AC_{10} + CF, (@ZR)_{10} \leftarrow (@ZR)_{10} + AC_{10} + CF ZR \leftarrow ZR+1$

# ADCM


Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

**Instruction Explanation:** This is a binary or decimal addition operation instruction. The content of the data RAM pointed to by @HL or @ZR is added to the content of MU (upper register for multiplication operation result) and CF in an addition operation.

The instruction distinguishes between binary or decimal addition using the existence of "DA" in the operand. Use of DA indicates decimal addition; its absence means use of binary addition.

The operation result will be stored to AC or the data RAM pointed to by @HL or @ZR.

UM-TM89XXInstructions\_E



#### Notes:

- (1). Before executing this instruction make sure that the summand and addend are both in the same number system. The existence or absence of the "DA" in the operand will determine whether the result of the operation will be in the binary or decimal format.
- (2). The carried number in the result of this addition operation will change the value of CF.
- (3). After executing this instruction, certain syntax automatically increments the content of HL or ZR by 1.

### **Instruction Syntax:**

OP code	Operand	Instruction Operation
ADCM	@HL	$AC \leftarrow (@HL) + MU + CF$
ADCM#	@HL	$AC \leftarrow (@HL) + MU + CF$ $HL \leftarrow HL+1$
ADCM*	@HL	$AC \leftarrow (@HL) + MU + CF,$ (@HL) $\leftarrow (@HL) + MU + CF$
ADCM*#	@HL	$AC \leftarrow (@HL) + MU + CF,$ (@HL) $\leftarrow (@HL) + MU + CF$ HL $\leftarrow$ HL+1
ADCM	@HL, DA	$AC_{10} \leftarrow (@HL)_{10} + MU_{10} + CF$
ADCM#	@HL, DA	$AC_{10} \leftarrow (@HL)_{10} + MU_{10} + CF$ $HL \leftarrow HL+1$
ADCM*	@HL, DA	$AC_{10} \leftarrow (@HL)_{10} + MU_{10} + CF,$ $(@HL)_{10} \leftarrow (@HL)_{10} + MU_{10} + CF$
ADCM*#	@HL, DA	$AC_{10} \leftarrow (@HL)_{10} + MU_{10} + CF, (@HL)_{10} \leftarrow (@HL)_{10} + MU_{10} + CF HL \leftarrow HL+1$
ADCM	@ZR	$AC \leftarrow (@ZR) + MU + CF$
ADCM#	@ZR	$AC \leftarrow (@ZR) + MU + CF$ $ZR \leftarrow ZR + 1$
ADCM*	@ZR	$AC \leftarrow (@ZR) + MU + CF,$ (@ZR) $\leftarrow (@ZR) + MU + CF$
ADCM*#	@ZR	$AC \leftarrow (@ZR) + MU + CF,$ (@ZR) $\leftarrow (@ZR) + MU + CF$ ZR $\leftarrow ZR+1$
ADCM	@ZR, DA	$AC_{10} \leftarrow (@ZR)_{10} + MU_{10} + CF$
ADCM#	@ZR, DA	$AC_{10} \leftarrow (@ZR)_{10} + MU_{10} + CF$ ZR $\leftarrow$ ZR+1
ADCM*	@ZR, DA	$AC_{10} \leftarrow (@ZR)_{10} + MU_{10} + CF,$ $(@ZR)_{10} \leftarrow (@ZR)_{10} + MU_{10} + CF$
ADCM*#	@ZR, DA	$AC_{10} \leftarrow (@ZR)_{10} + MU_{10} + CF, (@ZR)_{10} \leftarrow (@ZR)_{10} + MU_{10} + CF ZR \leftarrow ZR+1$

# <u>SBC</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

**Instruction Explanation:** This is a binary or decimal subtraction operation instruction. The content (subtrahend) of AC and CF (borrow) is subtracted from the data RAM pointed to by Rx, @HL or @ZR (minuend).



The instruction distinguishes between binary or decimal subtraction using the existence of "DA" in the operand. Use of DA indicates decimal subtraction; its absence means use of binary subtraction.

The operation result will be stored to the AC register or the data RAM pointed to by Rx, @HL or @ZR.

#### Notes:

- (1). Before executing this instruction make sure that the minuend and subtrahend are both in the same number system. The existence or absence of the "DA" in the operand will determine whether the result of the operation will be in the binary or decimal format.
- (2). The borrowed number in the result of this subtraction operation will change the value of CF.
- (3). After executing this instruction, certain syntax automatically increments the content of HL or ZR by 1.
- (4). Absolute addressing must be used for Rx syntax.

OP code	Operand	Instruction Operation
SBC	Rx	$AC \leftarrow (Rx) + ACB + CF$
SBC*	Rx	$AC \leftarrow (Rx) + ACB + CF,$ $(Rx) \leftarrow (Rx) + ACB + CF$
SBC	@HL	$AC \leftarrow (@HL) + ACB + CF$
SBC#	@HL	$AC \leftarrow (@HL) + ACB + CF$ $HL \leftarrow HL+1$
SBC*	@HL	$AC \leftarrow (@HL) + ACB + CF$ $(@HL) \leftarrow (@HL) + ACB + CF$
SBC*#	@HL	$AC \leftarrow (@HL) + ACB + CF,$ (@HL) $\leftarrow (@HL) + ACB + CF$ HL $\leftarrow$ HL+1
SBC	@HL, DA	$AC_{10} \leftarrow (@HL)_{10} + ACB_{10} + CF$
SBC#	@HL, DA	$AC_{10} \leftarrow (@HL)_{10} + ACB_{10} + CF$ $HL \leftarrow HL+1$
SBC*	@HL, DA	$AC_{10} \leftarrow (@HL)_{10} + ACB_{10} + CF,$ $(@HL)_{10} \leftarrow (@HL)_{10} + ACB_{10} + CF$
SBC*#	@HL, DA	$AC_{10} \leftarrow (@HL)_{10} + ACB_{10} + CF,$ $(@HL)_{10} \leftarrow (@HL)_{10} + ACB_{10} + CF$ $HL \leftarrow HL+1$
SBC	@ZR	$AC \leftarrow (@ZR) + ACB + CF$
SBC#	@ZR	$AC \leftarrow (@ZR) + ACB + CF$ $ZR \leftarrow ZR + 1$
SBC*	@ZR	$AC \leftarrow (@ZR) + ACB + CF,$ (@ZR) $\leftarrow (@ZR) + ACB + CF$
SBC*#	@ZR	$AC \leftarrow (@ZR) + ACB + CF,$ (@ZR) $\leftarrow (@ZR) + ACB + CF$ ZR $\leftarrow ZR+1$
SBC	@ZR, DA	$AC_{10} \leftarrow (@ZR)_{10} + ACB_{10} + CF$
SBC#	@ZR, DA	$AC_{10} \leftarrow (@ZR)_{10} + ACB_{10} + CF$ ZR $\leftarrow$ ZR+1
SBC*	@ZR, DA	$AC_{10} \leftarrow (@ZR)_{10} + ACB_{10} + CF,$ $(@ZR)_{10} \leftarrow (@ZR)_{10} + ACB_{10} + CF$
SBC*#	@ZR, DA	$AC_{10} \leftarrow (@ZR)_{10} + ACB_{10} + CF,$ $(@ZR)_{10} \leftarrow (@ZR)_{10} + ACB_{10} + CF$ $ZR \leftarrow ZR+1$



## **<u>SBCM</u>**

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

**Instruction Explanation:** This is a binary or decimal subtraction operation instruction. The content (subtrahend) of MU (upper register for multiplication operation result) and CF (borrow) is subtracted from the data RAM pointed to by @HL or @ZR (minuend)

The instruction distinguishes between binary or decimal subtraction using the existence of "DA" in the operand. Use of DA indicates decimal subtraction; its absence means use of binary subtraction.

The operation result will be stored to AC or the data RAM pointed to by @HL or @ZR.

#### Notes:

- (1). Before executing this instruction make sure that the summand and addend are both in the same number system. The existence or absence of the "DA" in the operand will determine whether the result of the operation will be in the binary or decimal format.
- (2). The borrowed number of number in the result of this subtraction operation will change the value of CF.
- (3). After executing this instruction, certain syntax automatically increments the content of HL or ZR by 1.

OP code	Operand	Instruction Operation
SBCM	@HL	$AC \leftarrow (@HL) + MUB + CF$
SBCM#	@HL	AC $\leftarrow$ (@HL) + MUB +CF HL $\leftarrow$ HL+1
SBCM*	@HL	AC $\leftarrow$ (@HL) + MUB +CF (@HL) $\leftarrow$ (@HL) + MUB +CF
SBCM*#	@HL	AC $\leftarrow$ (@HL) + MUB +CF, (@HL) $\leftarrow$ (@HL) + MUB +CF HL $\leftarrow$ HL+1
SBCM	@HL, DA	$AC_{10} \leftarrow (@HL)_{10} + MUB_{10} + CF$
SBCM#	@HL, DA	$AC_{10} \leftarrow (@HL)_{10} + MUB_{10} + CF$ $HL \leftarrow HL+1$
SBCM*	@HL, DA	$AC_{10} \leftarrow (@HL)_{10} + MUB_{10} + CF,$ (@HL)_{10} $\leftarrow (@HL)_{10} + MUB_{10} + CF$
SBCM*#	@HL, DA	$AC_{10} \leftarrow (@HL)_{10} + MUB_{10} + CF,$ $(@HL)_{10} \leftarrow (@HL)_{10} + MUB_{10} + CF$ $HL \leftarrow HL+1$
SBCM	@ZR	$AC \leftarrow (@ZR) + MUB + CF$
SBCM#	@ZR	AC $\leftarrow$ (@ZR) + MUB +CF ZR $\leftarrow$ ZR+1
SBCM*	@ZR	$AC \leftarrow (@ZR) + MUB + CF,$ (@ZR) $\leftarrow (@ZR) + MUB + CF$
SBCM*#	@ZR	AC $\leftarrow$ (@ZR) + MUB +CF, (@ZR) $\leftarrow$ (@ZR) + MUB +CF ZR $\leftarrow$ ZR+1
SBCM	@ZR, DA	$AC_{10} \leftarrow (@ZR)_{10} + MUB_{10} + CF$
SBCM#	@ZR, DA	$AC_{10} \leftarrow (@ZR)_{10} + MUB_{10} + CF$ ZR $\leftarrow ZR+1$



OP code	Operand	Instruction Operation
SBCM*		$AC_{10} \leftarrow (@ZR)_{10} + MUB_{10} + CF,$ $(@ZR)_{10} \leftarrow (@ZR)_{10} + MUB_{10} + CF$
SBCM*#	@ZR, DA	$AC_{10} \leftarrow (@ZR)_{10} + MUB_{10} + CF,$ $(@ZR)_{10} \leftarrow (@ZR)_{10} + MUB_{10} + CF$ $ZR \leftarrow ZR+1$

# <u>ADD</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

**Instruction Explanation:** This is a binary or decimal addition operation instruction. The content of the data RAM pointed to by Rx, @HL or @ZR is added to the content of AC in an addition operation.

The instruction distinguishes between binary or decimal addition using the existence of "DA" in the operand. Use of DA indicates decimal addition; its absence means use of binary addition.

The operation result will be stored to AC or the data RAM pointed to by Rx, @HL or @ZR.

#### Notes:

- (1). Before executing this instruction make sure that the summand and addend are both in the same number system. The existence or absence of the "DA" in the operand will determine whether the result of the operation will be in the binary or decimal format.
- (2). The carried number in the result of this addition operation will change the value of CF.
- (3). After executing this instruction, certain syntax automatically increments the content of HL or ZR by 1.
- (4). Absolute addressing must be used for Rx syntax.

OP code	Operand	Instruction Operation
ADD	Rx	$AC \leftarrow (Rx) + AC$
ADD*	Rx	$AC \leftarrow (Rx) + AC,$ (Rx) $\leftarrow (Rx) + AC$
ADD	@HL	$AC \leftarrow (@HL) + AC$
ADD#	@HL	$AC \leftarrow (@HL) + AC$ $HL \leftarrow HL+1$
ADD*	@HL	$AC \leftarrow (@HL) + AC,$ (@HL) $\leftarrow (@HL) + AC$
ADD*#	@HL	$AC \leftarrow (@HL) + AC,$ (@HL) $\leftarrow (@HL) + AC$ HL $\leftarrow$ HL+1
ADD	@HL, DA	$AC_{10} \leftarrow (@HL)_{10} + AC_{10}$
ADD#	@HL, DA	$AC_{10} \leftarrow (@HL)_{10} + AC_{10}$ HL $\leftarrow$ HL+1
ADD*	@HL, DA	$AC_{10} \leftarrow (@HL)_{10} + AC_{10}, (@HL)_{10} \leftarrow (@HL)_{10} + AC_{10}$



OP code	Operand	Instruction Operation
ADD*#	@HL, DA	$\begin{array}{l} AC_{10} \leftarrow (@HL)_{10} + AC_{10}, \\ (@HL)_{10} \leftarrow (@HL)_{10} + AC_{10} \\ HL \leftarrow HL+1 \end{array}$
ADD	@ZR	$AC \leftarrow (@ZR) + AC$
ADD#	@ZR	$AC \leftarrow (@ZR) + AC$ $ZR \leftarrow ZR+1$
ADD*	@ZR	$AC \leftarrow (@ZR) + AC,$ (@ZR) $\leftarrow (@ZR) + AC$
ADD*#	@ZR	$AC \leftarrow (@ZR) + AC,$ (@ZR) $\leftarrow (@ZR) + AC$ ZR $\leftarrow ZR+1$
ADD	@ZR, DA	$AC_{10} \leftarrow (@ZR)_{10} + AC_{10}$
ADD#	@ZR, DA	$AC_{10} \leftarrow (@ZR)_{10} + AC_{10}$ ZR $\leftarrow$ ZR+1
ADD*	@ZR, DA	$AC_{10} \leftarrow (@ZR)_{10} + AC_{10},$ $(@ZR)_{10} \leftarrow (@ZR)_{10} + AC_{10}$
ADD*#	@ZR, DA	$AC_{10} \leftarrow (@ZR)_{10} + AC_{10}, (@ZR)_{10} \leftarrow (@ZR)_{10} + AC_{10} ZR \leftarrow ZR+1$

# ADDM

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

**Instruction Explanation:** This is a binary or decimal addition operation instruction. The content of the data RAM pointed to by @HL or @ZR is added to the content of MU (upper register for multiplication operation result) in an addition operation.

The instruction distinguishes between binary or decimal addition using the existence of "DA" in the operand. Use of DA indicates decimal addition; its absence means use of binary addition.

The operation result will be stored to AC or the data RAM pointed to by @HL or @ZR.

- (1). Before executing this instruction make sure that the summand and addend are both in the same number system. The existence or absence of the "DA" in the operand will determine whether the result of the operation will be in the binary or decimal format.
- (2). The carried number in the result of this addition operation will change the value of CF.
- (3). After executing this instruction, certain syntax automatically increments the content of HL or ZR by 1.

OP code	Operand	Instruction Operation
ADDM	@HL	$AC \leftarrow (@HL) + MU$
ADDM#	(WHL.	$AC \leftarrow (@HL) + MU$ $HL \leftarrow HL+1$
ADDM*	(a) HI	$AC \leftarrow (@HL) + MU,$ (@HL) $\leftarrow (@HL) + MU$



OP code	Operand	Instruction Operation
ADDM*#	@HL	$AC \leftarrow (@HL) + MU,$ (@HL) $\leftarrow (@HL) + MU$ HL $\leftarrow$ HL+1
ADDM	@HL, DA	$AC_{10} \leftarrow (@HL)_{10} + MU_{10}$
ADDM#	@HL, DA	$AC_{10} \leftarrow (@HL)_{10} + MU_{10}$ $HL \leftarrow HL+1$
ADDM*	@HL, DA	$AC_{10} \leftarrow (@HL)_{10} + MU_{10},$ $(@HL)_{10} \leftarrow (@HL)_{10} + MU_{10}$
ADDM*#	@HL, DA	$\begin{array}{l} AC_{10} \leftarrow (@HL)_{10} + MU_{10}, \\ (@HL)_{10} \leftarrow (@HL)_{10} + MU_{10} \\ HL \leftarrow HL+1 \end{array}$
ADDM	@ZR	$AC \leftarrow (@ZR) + MU$
ADDM#	@ZR	$AC \leftarrow (@ZR) + MU$ ZR $\leftarrow ZR+1$
ADDM*	@ZR	$AC \leftarrow (@ZR) + MU,$ (@ZR) $\leftarrow (@ZR) + MU$
ADDM*#	@ZR	AC $\leftarrow$ (@ZR) + MU, (@ZR) $\leftarrow$ (@ZR) + MU ZR $\leftarrow$ ZR+1
ADDM	@ZR, DA	$AC_{10} \leftarrow (@ZR)_{10} + MU_{10}$
ADDM#	@ZR, DA	$AC_{10} \leftarrow (@ZR)_{10} + MU_{10}$ ZR $\leftarrow ZR+1$
ADDM*	@ZR, DA	AC <sub>10</sub> ← (@ZR) <sub>10</sub> + MU <sub>10</sub> , (@ZR) <sub>10</sub> ← (@ZR) <sub>10</sub> + MU <sub>10</sub>
ADDM*#	@ZR, DA	$AC_{10} \leftarrow (@ZR)_{10} + MU_{10}, (@ZR)_{10} \leftarrow (@ZR)_{10} + MU_{10} ZR \leftarrow ZR+1$

# <u>SUB</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

**Instruction Explanation:** This is a binary or decimal subtraction operation instruction. The content of AC (subtrahend) is subtracted from the data RAM pointed to by Rx, @HL or @ZR (minuend) with no borrowing. In this operation, the borrowed number value will be fixed as 1 (no borrowing).

The instruction distinguishes between binary or decimal subtraction using the existence of "DA" in the operand. Use of DA indicates decimal subtraction; its absence means use of binary subtraction.

The operation result will be stored to AC or the data RAM pointed to by Rx, @HL or @ZR.

- (1). Before executing this instruction make sure that the minuend and subtrahend are both in the same number system. The existence or absence of the "DA" in the operand will determine whether the result of the operation will be in the binary or decimal format.
- (2). The borrowed number in the result of this subtraction operation will change the value of CF.
- (3). After executing this instruction, certain syntax automatically increments the content of HL or ZR by 1.
- (4). Absolute addressing must be used for Rx syntax.



OP code	Operand	Instruction Operation
SUB	Rx	$AC \leftarrow (Rx) + ACB + 1$
SUB*	Rx	$AC \leftarrow (Rx) + ACB + 1,$
		$(Rx) \leftarrow (Rx) + ACB + 1$
SUB	@HL	$AC \leftarrow (@HL) + ACB + 1$
SUB#	@HL	$AC \leftarrow (@HL) + ACB + 1$
505/	ent	$HL \leftarrow HL+1$
SUB*	@HL	$AC \leftarrow (@HL) + ACB + 1,$
	0112	$(@HL) \leftarrow (@HL) + ACB + 1$
		$AC \leftarrow (@HL) + ACB + 1,$
SUB*#	@HL	$(@HL) \leftarrow (@HL) + ACB + 1$
		$HL \leftarrow HL+1$
SUB	@HL, DA	$AC_{10} \leftarrow (@HL)_{10} + ACB_{10} + 1$
SUB#	@HL, DA	$AC_{10} \leftarrow (@HL)_{10} + ACB_{10} + 1$
	,	$HL \leftarrow HL+1$
SUB*	@HL, DA	$AC_{10} \leftarrow (@HL)_{10} + ACB_{10} + 1,$
	,	$(@HL)_{10} \leftarrow (@HL)_{10} + ACB_{10} + 1$
		$AC_{10} \leftarrow (@HL)_{10} + ACB_{10} + 1,$
SUB*#	@HL, DA	$(@HL)_{10} \leftarrow (@HL)_{10} + ACB_{10} + 1$
CLID	@7D	$HL \leftarrow HL+1$
SUB	@ZR	$AC \leftarrow (@ZR) + ACB + 1$
SUB#	@ZR	$AC \leftarrow (@ZR) + ACB + 1$
		$ZR \leftarrow ZR+1$
SUB*	@ZR	$AC \leftarrow (@ZR) + ACB + 1,$
		$(@ZR) \leftarrow (@ZR) + ACB + 1$
SUB*#	@7D	$AC \leftarrow (@ZR) + ACB + 1,$ (@ZR) $\leftarrow (@ZR) + ACB + 1$
30D.#	@ZR	$(@ZR) \leftarrow (@ZR) + ACD + 1$ ZR $\leftarrow$ ZR+1
SUB	@ZR, DA	$AC_{10} \leftarrow (@ZR)_{10} + ACB_{10} + 1$
300	WZR, DA	
SUB#	@ZR, DA	$AC_{10} \leftarrow (@ZR)_{10} + ACB_{10} + 1$ $ZR \leftarrow ZR + 1$
		$AC_{10} \leftarrow (@ZR)_{10} + ACB_{10} + 1,$
SUB*	@ZR, DA	$(@ZR)_{10} \leftarrow (@ZR)_{10} + ACB_{10} + 1$
		$AC_{10} \leftarrow (@ZR)_{10} + ACB_{10} + 1,$
SUB*#	@ZR, DA	$(@ZR)_{10} \leftarrow (@ZR)_{10} + ACB_{10} + 1$
50D m	ELK, DA	$ZR \leftarrow ZR+1$
L		

## **SUBM**

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

**Instruction Explanation:** This is a binary or decimal subtraction operation instruction. The content (subtrahend) of MU (upper register for multiplication operation result) is subtracted from the data RAM pointed to by @HL or @ZR (minuend) with no borrowing. In this operation, the borrowed number value will be fixed as 1 (no borrowing).

The instruction distinguishes between binary or decimal subtraction using the existence of "DA" in the operand. Use of DA indicates decimal subtraction; its absence means use of binary subtraction.



The operation result will be stored to AC or the data RAM pointed to by @HL or @ZR.

Notes:

- (1). Before executing this instruction make sure that the minuend and subtrahend are both in the same number system. The existence or absence of the "DA" in the operand will determine whether the result of the operation will be in the binary or decimal format.
- (2). The borrowed number in the result of this subtraction operation will change the value of CF.
- (3). After executing this instruction, certain syntax automatically increments the content of HL or ZR by 1.

OP code	Operand	Instruction Operation
SUBM	@HL	$AC \leftarrow (@HL) + MUB + 1$
SUBM#	@HL	$AC \leftarrow (@HL) + MUB + 1$ $HL \leftarrow HL+1$
SUBM*	@HL	$AC \leftarrow (@HL) + MUB + 1,$ (@HL) $\leftarrow (@HL) + MUB + 1$
SUBM*#	@HL	$AC \leftarrow (@HL) + MUB + 1,$ (@HL) $\leftarrow (@HL) + MUB + 1$ HL $\leftarrow$ HL+1
SUBM	@HL, DA	$AC_{10} \leftarrow (@HL)_{10} + MUB_{10} + 1$
SUBM#	@HL, DA	$AC_{10} \leftarrow (@HL)_{10} + MUB_{10} + 1$ HL $\leftarrow$ HL+1
SUBM*	@HL, DA	$AC_{10} \leftarrow (@HL)_{10} + MUB_{10} + 1,$ $(@HL)_{10} \leftarrow (@HL)_{10} + MUB_{10} + 1$
SUBM*#	@HL, DA	$AC_{10} \leftarrow (@HL)_{10} + MUB_{10} + 1, (@HL)_{10} \leftarrow (@HL)_{10} + MUB_{10} + 1 HL \leftarrow HL + 1$
SUBM	@ZR	$AC \leftarrow (@ZR) + MUB + 1$
SUBM#	@ZR	$AC \leftarrow (@ZR) + MUB + 1$ ZR $\leftarrow$ ZR+1
SUBM*	@ZR	$AC \leftarrow (@ZR) + MUB + 1,$ (@ZR) $\leftarrow (@ZR) + MUB + 1$
SUBM*#	@ZR	AC $\leftarrow$ (@ZR) + MUB +1, (@ZR) $\leftarrow$ (@ZR) + MUB +1 ZR $\leftarrow$ ZR+1
SUBM	@ZR, DA	$AC_{10} \leftarrow (@ZR)_{10} + MUB_{10} + 1$
SUBM#	@ZR, DA	$AC_{10} \leftarrow (@ZR)_{10} + MUB_{10} + 1$ ZR $\leftarrow$ ZR+1
SUBM*	@ZR, DA	$AC_{10} \leftarrow (@ZR)_{10} + MUB_{10} + 1, (@ZR)_{10} \leftarrow (@ZR)_{10} + MUB_{10} + 1$
SUBM*#	@ZR, DA	AC <sub>10</sub> ← (@ZR) <sub>10</sub> + MUB <sub>10</sub> +1, (@ZR) <sub>10</sub> ← (@ZR) <sub>10</sub> + MUB <sub>10</sub> +1 ZR ← ZR+1



## ADN

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

**Instruction Explanation:** This is a binary addition operation instruction. The content of the data RAM pointed to by Rx, @HL or @ZR is added to the content of AC in an addition operation.

The operation result will be stored to AC or the data RAM pointed to by Rx, @HL or @ZR.

#### Notes:

- (1). Before executing this operation make sure that the summand and addend are both in the same number system.
- (2). The carried number in the result of this addition operation will not change the value of CF.
- (3). After executing this instruction, certain syntax automatically increments the content of HL or ZR by 1.
- (4). Absolute addressing must be used for Rx syntax.

Instruction Synt	ax:
0.0. 1	0

OP code	Operand	Instruction Operation
ADN	Rx	$AC \leftarrow (Rx) + AC$
ADN*	Rx	$AC \leftarrow (Rx) + AC,$ (Rx) $\leftarrow (Rx) + AC$
ADN	@HL	$AC \leftarrow (@HL) + AC$
ADN#	@HL	$AC \leftarrow (@HL) + AC,$ $HL \leftarrow HL+1$
ADN*	@HL	$AC \leftarrow (@HL) + AC,$ $(@HL) \leftarrow (@HL) + AC$
ADN*#	@HL	$AC \leftarrow (@HL) + AC,$ (@HL) $\leftarrow (@HL) + AC$ HL $\leftarrow$ HL+1
ADN	@ZR	$AC \leftarrow (@ZR) + AC$
ADN#	@ZR	$AC \leftarrow (@ZR) + AC, ZR \leftarrow ZR+1$
ADN*	@ZR	$AC \leftarrow (@ZR) + AC,$ (@ZR) $\leftarrow (@ZR) + AC$
ADN*#	@ZR	$AC \leftarrow (@ZR) + AC,$ (@ZR) $\leftarrow (@ZR) + AC$ ZR $\leftarrow ZR+1$

# <u>AND</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

**Instruction Explanation:** This is the AND logic operation instruction. The AND logic operation is performed on the content of the data RAM pointed to by Rx, @HL or @ZR and the content of AC register.

The operation result will be stored to AC or the data RAM pointed to by Rx, @HL or @ZR.



А	В	A & B
0	0	0
0	1	0
1	1	1
1	0	0

Notes:

- (1). After executing this instruction, certain syntax automatically increments the content of HL or ZR by 1.
- (2). Absolute addressing must be used for Rx syntax.

#### **Instruction Syntax:**

OP code	Operand	Instruction Operation
AND	Rx	$AC \leftarrow (Rx) \& AC$
AND*	Rx	$AC \leftarrow (Rx) \& AC,$ (Rx) $\leftarrow (Rx) \& AC$
AND	@HL	$AC \leftarrow (@HL) \& AC$
AND#	@HL	$AC \leftarrow (@HL) \& AC, \\ HL \leftarrow HL+1$
AND*	@HL	$AC \leftarrow (@HL) \& AC,$ $(@HL) \leftarrow (@HL) \& AC$
AND*#	@HL	AC ← (@HL) & AC, (@HL) ← (@HL) & AC, HL ← HL+1
AND	@ZR	$AC \leftarrow (@ZR) \& AC$
AND#	@ZR	$AC \leftarrow (@ZR) \& AC, ZR \leftarrow ZR+1$
AND*	@ZR	$AC \leftarrow (@ZR) \& AC,$ $(@ZR) \leftarrow (@ZR) \& AC$
AND*#	@ZR	$AC \leftarrow (@ZR) \& AC,$ (@ZR) $\leftarrow (@ZR) \& AC,$ ZR $\leftarrow ZR+1$

# <u>EOR</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

**Instruction Explanation:** This is the Exclusive-OR logic operation instruction. The Exclusive-OR logic operation is performed on the content of the data RAM pointed to by Rx, @HL or @ZR and the content of AC register.

The operation result will be stored to AC or the data RAM pointed to by Rx, @HL or @ZR.



А	В	A xor B
0	0	0
0	1	1
1	1	0
1	0	1

Notes:

- (1). After executing this instruction, certain syntax automatically increments the content of HL or ZR by 1.
- (2). Absolute addressing must be used for Rx syntax.

### **Instruction Syntax:**

OP code	Operand	Instruction Operation
EOR	Rx	$AC \leftarrow (Rx) \text{ xor } AC$
EOR*	Rx	AC $\leftarrow$ (Rx) xor AC, (Rx) $\leftarrow$ (Rx) xor AC
EOR	@HL	$AC \leftarrow (@HL) \text{ xor } AC$
EOR#	@HL	AC $\leftarrow$ (@HL) xor AC, HL $\leftarrow$ HL+1
EOR*	@HL	AC $\leftarrow$ (@HL) xor AC, (@HL) $\leftarrow$ (@HL) xor AC
EOR*#	@HL	AC $\leftarrow$ (@HL) xor AC, (@HL) $\leftarrow$ (@HL) xor AC, HL $\leftarrow$ HL+1
EOR	@ZR	$AC \leftarrow (@ZR) \text{ xor } AC$
EOR#	@ZR	AC $\leftarrow$ (@ZR) xor AC, ZR $\leftarrow$ ZR+1
EOR*	@ZR	AC $\leftarrow$ (@ZR) xor AC, (@ZR) $\leftarrow$ (@ZR) xor AC
EOR*#	@ZR	AC $\leftarrow$ (@ZR) xor AC, (@ZR) $\leftarrow$ (@ZR) xor AC, ZR $\leftarrow$ ZR+1

# <u>OR</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

**Instruction Explanation:** This is the OR logic operation instruction. The OR logic operation is performed on the content of the data RAM pointed to by Rx, @HL or @ZR and the content of AC register.

The operation result will be stored to AC or the data RAM pointed to by Rx, @HL or @ZR.



А	В	A   B
0	0	0
0	1	1
1	1	1
1	0	1

Notes:

- (1). After executing this instruction, certain syntax automatically increments the content of HL or ZR by 1.
- (2). Absolute addressing must be used for Rx syntax.

#### **Instruction Syntax:**

OP code	Operand	Instruction Operation
OR	Rx	$AC \leftarrow (Rx)   AC$
OR*	Rx	$(Rx) \leftarrow (Rx)   AC, AC \leftarrow (Rx)   AC$
OR	@HL	$AC \leftarrow (@HL)   AC$
OR#	@HL	$AC \leftarrow (@HL)   AC, \\HL \leftarrow HL+1$
OR*	@HL	$(@HL) \leftarrow (@HL)   AC, AC \leftarrow (@HL)   AC$
OR*#	@HL	$(@HL) \leftarrow (@HL)   AC,$ AC $\leftarrow (@HL)   AC$ HL $\leftarrow$ HL+1
OR	@ZR	$AC \leftarrow (@ZR)   AC$
OR#	@ZR	$AC \leftarrow (@ZR)   AC, ZR \leftarrow ZR+1$
OR*	@ZR	$(@ZR) \leftarrow (@ZR)   AC,$ AC $\leftarrow (@ZR)   AC$
OR*#	@ZR	$(@ZR) \leftarrow (@ZR)   AC,$ AC $\leftarrow (@ZR)   AC$ ZR $\leftarrow ZR+1$

# **ADCI**

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

**Instruction Explanation:** This is a binary addition operation instruction. The content of the data RAM pointed to by Ry is added to the content of Immediate data (D) and CF in an addition operation.

The operation result will be stored to AC or the data RAM pointed to by Ry.

Notes:

- (1). The carried number in the result of this addition operation will change the value of CF.
- (2). Before executing this operation make sure that the summand and addend are both in the same number system.



(3).  $D = 0 \sim Fh$ 

(4). Absolute addressing must be used for Ry syntax.

#### **Instruction Syntax:**

OP code	Operand	Instruction Operation
ADCI	Ry, D	$AC \leftarrow (Ry) + D + CF$
ADCI*		$(Ry) \leftarrow (Ry) + D + CF, AC \leftarrow (Ry) + D + CF$

## <u>SBCI</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

**Instruction Explanation:** This is a binary subtraction operation instruction. The content (subtrahend) of Immediate data (D) and CF (borrow) is subtracted from the data RAM pointed to by Ry (minuend).

The operation result will be stored to AC or the data RAM pointed to by Ry.

#### Notes:

- (1). The borrowed number in the result of this subtraction operation will change the value of CF.
- (2). Before executing this operation make sure that the minuend and subtrahend are both in the same number system.
- (3).  $D = 0 \sim Fh$
- (4). Absolute addressing must be used for Ry syntax.

#### **Instruction Syntax:**

OP code	Operand	Instruction Operation
SBCI	Ry, D	$AC \leftarrow (Ry) + DB + CF$
SBCI*	RVD	$(Ry) \leftarrow (Ry) + DB + CF$ AC $\leftarrow (Ry) + DB + CF$

## <u>ADDI</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

**Instruction Explanation:** This is a binary addition operation instruction. The content of the data RAM pointed to by Ry is added to the content of Immediate data (D) in an addition operation.

The operation result will be stored to AC or the data RAM pointed to by Ry.

UM-TM89XXInstructions\_E



#### Notes:

- (1). The carried number in the result of this addition operation will change the value of CF.
- (2). Before executing this operation make sure that the summand and addend are both in the same number system.
- (3).  $D = 0 \sim Fh$
- (4). Absolute addressing must be used for Ry syntax.

#### **Instruction Syntax:**

OP code	Operand	Instruction Operation
ADDI	Ry, D	$AC \leftarrow (Ry) + D$
ADDI*		$(Ry) \leftarrow (Ry) + D, AC \leftarrow (Ry) + D$

## <u>SUBI</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

**Instruction Explanation:** This is a binary subtraction operation instruction. The content (subtrahend) of Immediate data (D) where borrow = 1 is subtracted from the data RAM pointed to by Ry (minuend). In this operation, the borrowed number value will be fixed as 1 (no borrowing).

The operation result will be stored to AC or the data RAM pointed to by Ry.

#### Notes:

- (1). The carried number in the result of this subtraction operation will change the value of CF.
- (2). Before executing this operation make sure that the minuend and subtrahend are both in the same number system.
- (3).  $D = 0 \sim Fh$
- (4). Absolute addressing must be used for Ry syntax.

OP code	Operand	Instruction Operation
SUBI	Ry, D	$AC \leftarrow (Ry) + DB + 1$
SUBI*		$(Ry) \leftarrow (Ry) + DB + 1,$ AC $\leftarrow (Ry) + DB + 1$



## <u>ADNI</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

**Instruction Explanation:** This is a binary addition operation instruction. The content of the data RAM pointed to by Ry is added to the content of Immediate data (D) in an addition operation.

The operation result will be stored to AC or the data RAM pointed to by Ry.

#### Notes:

- (1). The carried number in the result of this addition operation will not change the value of CF.
- (2). Before executing this operation make sure that the summand and addend are both in the same number system.
- (3).  $D = 0 \sim Fh$
- (4). Absolute addressing must be used for Ry syntax.

#### **Instruction Syntax:**

OP code	Operand	Instruction Operation	
ADNI	Ry, D	$AC \leftarrow (Ry) + D$	
ADNI*	Ry, D	$(Ry) \leftarrow (Ry) + D, AC \leftarrow (Ry) + D$	

# <u>DAA</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

**Instruction Explanation:** Convert the content of AC acquired after binary addition into decimal then restore the conversion result to AC or the data RAM pointed to by Rx, @HL or @ZR. When using this instruction must make sure that the content of AC is the result from a binary addition operation.

The converted data's correspondence is as follows:

AC data before DAA	CF data before DAA	AC data after DAA	CF data after DAA
execution	execution	execution	execution
$0 \le AC \le 9$	CF = 0	no change	no change
$A \le AC \le F$	CF = 0	AC = AC + 6	CF = 1
$0 \le AC \le 3$	CF = 1	AC = AC + 6	no change

- (1). The result from this operation will change the value of CF.
- (2). After executing this instruction, certain syntax automatically increments the content of HL or ZR by 1.
- (3). Absolute addressing must be used for Rx syntax.



OP code	Operand	Instruction Operation
DAA		$AC_{10} \leftarrow DAA \leftarrow AC$
DAA*	Rx	$\begin{array}{l} AC_{10} \leftarrow DAA \leftarrow AC, \\ (Rx)_{10} \leftarrow DAA \leftarrow AC \end{array}$
DAA*	@HL	$AC_{10} \leftarrow DAA \leftarrow AC,$ (@HL) <sub>10</sub> $\leftarrow DAA \leftarrow AC$
DAA*#	@HL	$AC_{10} \leftarrow DAA \leftarrow AC,$ (@HL) <sub>10</sub> $\leftarrow DAA \leftarrow AC$ HL $\leftarrow$ HL+1
DAA*	@ZR	$AC_{10} \leftarrow DAA \leftarrow AC,$ $(@ZR)_{10} \leftarrow DAA \leftarrow AC$
DAA*#	@ZR	$AC_{10} \leftarrow DAA \leftarrow AC,$ (@ZR) <sub>10</sub> $\leftarrow DAA \leftarrow AC$ ZR $\leftarrow$ ZR+1

## DAS

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

**Instruction Explanation:** Convert the content of AC acquired after binary subtraction into decimal then restore the conversion result to AC or the data RAM pointed to by Rx, @HL or @ZR. When using this instruction must make sure that the content of AC is the result from a binary subtraction operation.

The converted data's correspondence is as follows:

AC data before DAS	CF data before DAS	AC data after DAS	CF data after DAS
execution	execution	execution	execution
$0 \le AC \le 9$	CF = 1	No change	no change
$6 \le AC \le F$	CF = 0	AC = AC + A	no change
AC data before DAS	CF data before DAS	AC data after DAS	CF data after DAS
execution	execution	execution	execution

- (1). The result from this operation will change the value of CF.
- (2). After executing this instruction, certain syntax automatically increments the content of HL or ZR by 1.
- (3). Absolute addressing must be used for Rx syntax.



OP code	Operand	Instruction Operation
DAS		$AC_{10} \leftarrow DAS \leftarrow AC$
DAS*	Rx	$\begin{array}{l} AC_{10} \leftarrow DAS \leftarrow AC, \\ Rx_{10} \leftarrow DAS \leftarrow AC \end{array}$
DAS*	@HL	$AC_{10} \leftarrow DAS \leftarrow AC,$ (@HL) <sub>10</sub> \le DAS \le AC
DAS*#	@HL	$AC_{10} \leftarrow DAS \leftarrow AC,$ (@HL) <sub>10</sub> \leftarrow DAS \leftarrow AC HL \leftarrow HL+1
DAS*	@ZR	$AC_{10} \leftarrow DAS \leftarrow AC,$ (@ZR) <sub>10</sub> $\leftarrow DAS \leftarrow AC$
DAS*#	@ZR	$AC_{10} \leftarrow DAS \leftarrow AC,$ (@ZR) <sub>10</sub> $\leftarrow DAS \leftarrow AC$ ZR $\leftarrow ZR+1$

## <u>INC\*</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

**Instruction Explanation:** Increment the content of the data RAM pointed to by Rx, @HL or @ZR by 1 then store the result to AC or the data RAM pointed to by Rx, @HL or @ZR.

### Notes:

- (1). The carried number in the result of this addition operation will change the value of CF.
- (2). After executing this instruction, certain syntax automatically increments the content of HL or ZR by 1.
- (3). Absolute addressing must be used for Rx syntax.

OP code	Operand	Instruction Operation
INC*	Rx	$(Rx) \leftarrow (Rx)+1, AC \leftarrow (Rx)+1$
INC*	@HL	$(@HL) \leftarrow (@HL)+1, \\ AC \leftarrow (@HL)+1$
INC*#	@HL	(@HL) ← (@HL)+1, AC ← (@HL)+1 HL ← HL+1
INC*	@ZR	$(@ZR) \leftarrow (@ZR)+1,$ AC $\leftarrow (@ZR)+1$
INC*#	@ZR	$(@ZR) \leftarrow (@ZR)+1,$ AC $\leftarrow (@ZR)+1$ ZR $\leftarrow$ ZR+1



## DEC\*

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

Instruction Explanation: Decrement the content of the data RAM pointed to by Rx, @HL or @ZR by 1 then store the result to AC or the data RAM pointed to by Rx, @HL or @ZR.

#### Notes:

- (1). The carried number in the result of this subtraction operation will change the value of CF.
- (2). After executing this instruction, certain syntax automatically increments the content of HL or ZR by 1.
- (3). Absolute addressing must be used for Rx syntax.

#### **Instruction Syntax:**

OP code	Operand	Instruction Operation
DEC*	Rx	$(Rx) \leftarrow (Rx)-1, AC \leftarrow (Rx)-1$
DEC*	@HL	(@HL) ← (@HL)-1,
	QUI	$AC \leftarrow (@HL)-1$ $(@HL) \leftarrow (@HL)-1,$
DEC*#	@HL	$AC \leftarrow (@HL)-1$ HL $\leftarrow$ HL+1
DEC*	@ZR	$(@ZR) \leftarrow (@ZR)-1, \\ AC \leftarrow (@ZR)-1$
DEC*#	@ZR	$(@ZR) \leftarrow (@ZR)-1,$ AC $\leftarrow (@ZR)-1$
		$ZR \leftarrow ZR+1$

# ANDI

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

**Instruction Explanation:** This is an AND logic operation instruction. The AND logic operation is performed on the content of the data RAM pointed to by Ry and the content of Immediate data (D).

The operation result will be stored to AC or the data RAM pointed to by Ry.

#### Truth Table:

А	В	A & B
0	0	0
0	1	0
1	1	1
1	0	0

Notes:

(2). Absolute addressing must be used for Ry syntax.

<sup>(1).</sup>  $D = 0 \sim Fh$ 



OP code	Operand	Instruction Operation		
ANDI	Ry, D	$AC \leftarrow (Ry) \& D$		
ANDI*	Ry, D	$\begin{array}{l} AC \leftarrow (Ry) \& D, \\ (Ry) \leftarrow (Ry) \& D \end{array}$		

# <u>EORI</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

**Instruction Explanation:** This is an Exclusive-OR logic operation instruction. The Exclusive-OR logic operation is performed on the content of the data RAM pointed to by Ry and the content of Immediate data (D).

The operation result will be stored to AC or the data RAM pointed to by Ry.

Truth Table:

А	В	A xor B
0	0	0
0	1	1
1	1	0
1	0	1

Notes:

(1).  $D = 0 \sim Fh$ 

(2). Absolute addressing must be used for Ry syntax.

### **Instruction Syntax:**

OP code	Operand	Instruction Operation		
EORI	Ry, D	$AC \leftarrow (Ry) \text{ xor } D$		
EORI*	Ry, D	$AC \leftarrow (Ry) \text{ xor } D,$ (Ry) \leftarrow (Ry) xor D		

# <u>ORI</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

**Instruction Explanation:** This is an OR logic operation instruction. The OR logic operation is performed on the content of the data RAM pointed to by Ry and the content of Immediate data (D).

The operation result will be stored to AC or the data RAM pointed to by Ry.

UM-TM89XXInstructions\_E



А	В	A   B
0	0	0
0	1	1
1	1	1
1	0	1

Notes:

(1).  $D = 0 \sim Fh$ 

(2). Absolute addressing must be used for Ry syntax.

#### **Instruction Syntax:**

OP code	Operand	Instruction Operation		
ORI	Ry, D	$AC \leftarrow (Ry) \mid D$		
ORI*	Ry, D	$\begin{array}{l} AC \leftarrow (Ry) \mid D, \\ (Ry) \leftarrow Ry \mid D \end{array}$		

## SR0, SR1

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.


**Instruction Explanation:** Right shift the content of the data RAM pointed to by Rx in the direction of the LSB by one bit and write 0 (SR0) or 1 (SR1) at the MSB. Store the result of the shift back to the data RAM pointed to by Rx and AC.

The bit data correspondence is as follows:

Original RAM data	(Rx)3	(Rx)2	(Rx)1	(Rx)0
Shifted RAM data	0(1)	(Rx)3	(Rx)2	(Rx)1
Destination AC register	AC3	AC2	AC1	AC0

Note: Absolute addressing must be used for Rx syntax.

OP code	Operand	Instruction Operation
SR0	ΓX	$(Rx)_n, AC_n \leftarrow (Rx)_{n+1}, AC_{n+1}, (Rx)_3, AC_3 \leftarrow 0$
SR1		$(Rx)_n, AC_n \leftarrow (Rx)_{n+1}, AC_{n+1}, (Rx)_3, AC_3 \leftarrow 1$



# SL0, SL1

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

**Instruction Explanation:** Left shift the content of the data RAM pointed to by Rx in the direction of the MSB by one bit and write 0 (SL0) or 1 (SL1) at the LSB. Store the result of the shift back to the data RAM pointed to by Rx and AC.

The bit data correspondence is as follows:

Original RAM data	(Rx)3	(Rx)2	(Rx)1	(Rx)0
Shifted RAM data	(Rx)2	(Rx)1	(Rx)0	0(1)
Destination AC register	AC3	AC2	AC1	AC0

Note: Absolute addressing must be used for Rx syntax.

#### **Instruction Syntax:**

OP code	Operand	Instruction Operation
SL0	ΓX	$(Rx)_{n+1}, AC_{n+1} \leftarrow (Rx)_n, AC_n, (Rx)_0, AC_0 \leftarrow 0$
SL1		$(Rx)_{n+1}, AC_{n+1} \leftarrow (Rx)_n, AC_n, (Rx)_0, AC_0 \leftarrow 1$

# <u>RRC</u>


Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

**Instruction Explanation:** Rotate clockwise the content of the data RAM pointed to by Rx, @HL or @ZR and CF in the direction of the LSB by one bit. After the rotation Store the result back to the data RAM pointed to by Rx, @HL or @ZR and AC.

The bit data correspondence is as follows:

Original RAM data	(Rx)3	(Rx)2	(Rx)1	(Rx)0	-
Original CF	-	-	-	-	С
Rotated RAM data	С	(Rx)3	(Rx)2	(Rx)1	-
New CF					(Rx)0
Destination AC register	AC3	AC2	AC1	AC0	

- (1). After executing this instruction, certain syntax automatically increments the content of HL or ZR by 1.
- (2). The result from this rotation operation will change the value of CF.
- (3). Absolute addressing must be used for Rx syntax.



OP code	Operand	Instruction Operation
RRC	Rx	Temp $\leftarrow$ (Rx) <sub>0</sub> ,
		$(\operatorname{Rx})_n, \operatorname{AC}_n \leftarrow (\operatorname{Rx})_{n+1}, \operatorname{AC}_{n+1},$
		$(Rx)_3, AC_3 \leftarrow CF,$
		CF ← Temp
RRC	@HL	$\text{Temp} \leftarrow (@\text{HL})_0,$
		$(@HL)_n, AC_n \leftarrow (@HL)_{n+1}, AC_{n+1},$
		$(@HL)_3, AC_3 \leftarrow CF,$
		CF ← Temp
RRC#	@HL	Temp $\leftarrow$ (@HL) <sub>0</sub> ,
		$(@HL)_n, AC_n \leftarrow (@HL)_{n+1}, AC_{n+1},$
		$(@HL)_3, AC_3 \leftarrow CF,$
		$CF \leftarrow Temp$
DDC	@7D	$HL \leftarrow HL + 1$
RRC	@ZR	$Temp \leftarrow (@ZR)_0,$
		$(@ZR)_n, AC_n \leftarrow (@ZR)_{n+1}, AC_{n+1},$
		$(@ZR)_3, AC_3 \leftarrow CF,$
DDC#	@ <b>7</b> D	CF ← Temp
RRC#	@ZR	Temp $\leftarrow (@ZR)_0$ ,
		$(@ZR)_n, AC_n \leftarrow (@ZR)_{n+1}, AC_{n+1},$
		$(@ZR)_3, AC_3 \leftarrow CF,$
		$CF \leftarrow Temp$
		$ZR \leftarrow ZR+1$

# <u>RLC</u>


Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

**Instruction Explanation:** Rotate anti-clockwise the content of the data RAM pointed to by Rx, @HL or @ZR and CF in the direction of the MSB by one bit. After the rotation Store the result back to the data RAM pointed to by Rx, @HL or @ZR and AC.

The bit data correspondence is as follows:

Original RAM data	(Rx)3	(Rx)2	(Rx)1	(Rx)0	-
Original CF	-	-	-	-	С
Rotated RAM data	(Rx)2	(Rx)1	(Rx)0	С	-
New CF					(Rx)3
Destination AC register	AC3	AC2	AC1	AC0	

- (1). After executing this instruction, certain syntax automatically increments the content of HL or ZR by 1.
- (2). The result from this rotation operation will change the value of CF.
- (3). Absolute addressing must be used for Rx syntax.



OP code	Operand	Instruction Operation
RLC	Rx	Temp $\leftarrow$ (Rx) <sub>3</sub> , (Rx) <sub>n+1</sub> , AC <sub>n+1</sub> $\leftarrow$ (Rx) <sub>n</sub> , AC <sub>n</sub> , (Rx) <sub>0</sub> , AC <sub>0</sub> $\leftarrow$ CF, CF $\leftarrow$ Temp
RLC	@HL	Temp $\leftarrow$ (@HL) <sub>3</sub> , (@HL) <sub>n+1</sub> , AC <sub>n+1</sub> $\leftarrow$ (@HL) <sub>n</sub> , AC <sub>n</sub> , (@HL) <sub>0</sub> , AC <sub>0</sub> $\leftarrow$ CF, CF $\leftarrow$ Temp
RLC#	@HL	Temp $\leftarrow$ (@HL) <sub>3</sub> , (@HL) <sub>n+1</sub> , AC <sub>n+1</sub> $\leftarrow$ (@HL) <sub>n</sub> , AC <sub>n</sub> , (@HL) <sub>0</sub> , AC <sub>0</sub> $\leftarrow$ CF, CF $\leftarrow$ Temp, HL $\leftarrow$ HL+1
RLC	@ZR	Temp $\leftarrow$ (@ZR) <sub>3</sub> , (@ZR) <sub>n+1</sub> , AC <sub>n+1</sub> $\leftarrow$ (@ZR) <sub>n</sub> , AC <sub>n</sub> , (@ZR) <sub>0</sub> , AC <sub>0</sub> $\leftarrow$ CF, CF $\leftarrow$ Temp
RLC#	@ZR	Temp $\leftarrow$ (@ZR) <sub>3</sub> , (@ZR) <sub>n+1</sub> , AC <sub>n+1</sub> $\leftarrow$ (@ZR) <sub>n</sub> , AC <sub>n</sub> , (@ZR) <sub>0</sub> , AC <sub>0</sub> $\leftarrow$ CF, CF $\leftarrow$ Temp, ZR $\leftarrow$ ZR+1



# 2.6 I/O Port Instructions

# <u>SPA</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles.

**Instruction Explanation:** Use the data of the instruction operand X to set the configuration of the IOA port.

X4 = 1, enable the pull-low components on the IOA1~4 pins.

= 0, disable the pull-low components on the IOA1 $\sim$ 4 pins.

X3 = 1, set IOA4 to output mode

= 0, set IOA4 to input mode

X2 = 1, set IOA3 to output mode

= 0, set IOA3 to input mode

X1 = 1, set IOA2 to output mode

= 0, set IOA2 to input mode

X0 = 1, set IOA1 to output mode

= 0, set IOA1 to input mode

Note: X4 represents the MSB of operand X, X0 represents the LSB of operand X.

## **Instruction Syntax:**

OP code	Operand	Instruction Operation
SPA	Х	Enable/disable Pull-low component $\leftarrow$ X4 Set input/output mode for IOA4 $\leftarrow$ X3 Set input/output mode for IOA3 $\leftarrow$ X2 Set input/output mode for IOA2 $\leftarrow$ X1 Set input/output mode for IOA1 $\leftarrow$ X0

# <u>IPA</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

Instruction Explanation: Store the state of IOA port to the data RAM pointed to by Rx and AC.

The bit data correspondence is as follows:

Port IOA	IOA4	IOA3	IOA2	IOA1
Destination RAM data	(Rx)3	(Rx)2	(Rx)1	(Rx)0
Destination AC register	AC3	AC2	AC1	AC0

Note: Absolute addressing must be used for Rx syntax.

```
UM-TM89XXInstructions_E
```



OP code	Operand	Instruction Operation
IPA	K X	$(Rx) \leftarrow IOA \text{ port,} \\ AC \leftarrow IOA \text{ port}$

## <u>OPA</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

**Instruction Explanation:** Write the content of the data RAM pointed to by Rx to the IOA port's output register. The content of output register will be output to the IOA port when the IOA port is set to output mode. The bit data correspondence is as follows:

Port IOA	IOA4	IOA3	IOA2	IOA1
Source RAM data	(Rx)3	(Rx)2	(Rx)1	(Rx)0

**Note:** Absolute addressing must be used for Rx syntax.

#### **Instruction Syntax:**

OP code	Operand	Instruction Operation
OPA	R X	Output register of IOA port ← (Rx) IOA port ← Output register of IOA port,

# **OPAS**

Instruction Characteristics: Single-word instruction, 4 machine cycles, 2 bits of data transferred.

**Instruction Explanation:** Output the bit01 and bit1 of the data RAM pointed to by Rx to the IOA port's IOA1 and IOA2 pins. Output the 1-bit data (0/1) set by D to the IOA port's IOA3 pin.

A High Pulse with a width of BCKL/2 will be output on the IOA4 pin before the end of the instruction cycle. The bit data correspondence is as follows:

Port IOA	IOA4	IOA3	IOA2	IOA1
Bit data	Pulse	D	(Rx)1	(Rx)0

#### Notes:

(1). Absolute addressing must be used for Rx syntax.

(2). D = 0 or 1



OP code	Operand	Instruction Operation
OPAS	Rx, D	IOA1, A2 $\leftarrow$ (Rx)0, (Rx)1 IOA3 $\leftarrow$ D IOA4 $\leftarrow$ pulse

# <u>SPB</u>

**Instruction Characteristics:** Single-word instruction, 4 machine cycles.

**Instruction Explanation:** Use the data of the instruction operand X to set the configuration of the IOB port.

X4 = 1, enable the pull-low components on the IOB1~4 pins.

= 0, disable the pull-low components on the IOA1 $\sim$ 4 pins.

X3 = 1, set IOB4 to output mode

- = 0, set IOB4 to input mode
- X2 = 1, set IOB3 to output mode
  - = 0, set IOB3 to input mode
- X1 = 1, set IOB2 to output mode
  - = 0, set IOB2 to input mode
- X0 = 1, set IOB1 to output mode
  - = 0, set IOB1 to input mode

Note: X4 represents the MSB of operand X, X0 represents the LSB of operand X.

#### **Instruction Syntax:**

OP code	Operand	Instruction Operation
SPB	Х	Enable/disable Pull-low component
		Set input/output mode for IOB4 $\leftarrow$ X3
		Set input/output mode for IOB3 $\leftarrow$ X2
		Set input/output mode for IOB2 $\leftarrow$ X1
		Set input/output mode for IOB1 $\leftarrow$ X0

# **IPB**

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

**Instruction Explanation:** Store the state of IOB port to the data RAM pointed to by Rx and AC. The bit data correspondence is as follows:

UM-TM89XXInstructions\_E



Port IOB	IOB4	IOB3	IOB2	IOB1
Destination RAM data	(Rx)3	(Rx)2	(Rx)1	(Rx)0
Destination AC register	AC3	AC2	AC1	AC0

Note: Absolute addressing must be used for Rx syntax.

#### **Instruction Syntax:**

OP code	Operand	Instruction Operation
IPB	RA	$\begin{array}{l} (Rx) \leftarrow IOB \text{ port,} \\ AC \leftarrow IOB \text{ port} \end{array}$

## <u>OPB</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

**Instruction Explanation:** Write the content of the data RAM pointed to by Rx to the IOB port's output register. The content of output register will be output to the IOB port when the IOB port is set to output mode. The bit data correspondence is as follows:

Port IOB	IOB4	IOB3	IOB2	IOB1
Source RAM data	(Rx)3	(Rx)2	(Rx)1	(Rx)0

Note: Absolute addressing must be used for Rx syntax.

#### **Instruction Syntax:**

OP code	Operand	Instruction Operation
OPB	Rv	Output register of IOB port $\leftarrow$ (Rx) IOB port $\leftarrow$ Output register of IOB port,

## <u>SPC</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles.

**Instruction Explanation:** Use the data of the instruction operand X to set the configuration of the IOC port.

X4 = 1, enable the pull-low components on the IOC1~4 pins.

=0, disable the pull-low components on the IOC1~4 pins.

X3 = 1, set IOC4 to output mode

= 0, set IOC4 to input mode

X2 = 1, set IOC3 to output mode

= 0, set IOC3 to input mode

```
UM-TM89XXInstructions_E
```



- X1 = 1, set IOC2 to output mode
  - = 0, set IOC2 to input mode
- X0 = 1, set IOC1 to output mode
  - = 0, set IOC1 to input mode

Note: X4 represents the MSB of operand X, X0 represents the LSB of operand X.

## **Instruction Syntax:**

OP code	Operand	Instruction Operation
SPC	х	Enable/disable Pull-low component $\leftarrow$ X4 Set input/output mode for IOC4 $\leftarrow$ X3 Set input/output mode for IOC3 $\leftarrow$ X2 Set input/output mode for IOC2 $\leftarrow$ X1 Set input/output mode for IOC1 $\leftarrow$ X0

## <u>IPC</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

**Instruction Explanation:** Store the state of IOC port to the data RAM pointed to by Rx and AC.

The bit data correspondence is as follows:

Port IOC	IOC4	IOC3	IOC2	IOC1
Destination RAM data	(Rx)3	(Rx)2	(Rx)1	(Rx)0
Destination AC register	AC3	AC2	AC1	AC0

**Note:** Absolute addressing must be used for Rx syntax.

#### **Instruction Syntax:**

OP code	Operand	Instruction Operation
IPC	R v	$\begin{array}{l} (\text{Rx}) \leftarrow \text{IOC port,} \\ \text{AC} \leftarrow \text{IOC port} \end{array}$

## <u>OPC</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

**Instruction Explanation:** Write the content of the data RAM pointed to by Rx to the IOC port's output register. The content of output register will be output to the IOC port when the IOC port is set to output mode.

UM-TM89XXInstructions\_E



The bit data correspondence is as follows:

Port IOC	IOC4	IOC3	IOC2	IOC1
Source RAM data	(Rx)3	(Rx)2	(Rx)1	(Rx)0

Note: Absolute addressing must be used for Rx syntax.

#### **Instruction Syntax:**

OP code	Operand	Instruction Operation
OPC	RY	Output register of IOC port $\leftarrow$ (Rx) IOC port $\leftarrow$ Output register of IOC port,

## <u>SPD</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles.

**Instruction Explanation:** Use the data of the instruction operand X to set the configuration of the IOD port.

X4 = 1, enable the pull-low components on the IOD1~4 pins.

= 0, disable the pull-low components on the IOD1 $\sim$ 4 pins.

X3 = 1, set IOD4 to output mode

= 0, set IOD4 to input mode

X2 = 1, set IOD3 to output mode

- = 0, set IOD3 to input mode
- X1 = 1, set IOD2 to output mode

= 0, set IOD2 to input mode


X0 = 1, set IOD1 to output mode

= 0, set IOD1 to input mode

Note: X4 represents the MSB of operand X, X0 represents the LSB of operand X.

#### **Instruction Syntax:**

OP code	Operand	Instruction Operation
SPD	Х	Enable/disable Pull-low component $\leftarrow$ X4 Set input/output mode for IOD4 $\leftarrow$ X3 Set input/output mode for IOD3 $\leftarrow$ X2 Set input/output mode for IOD2 $\leftarrow$ X1 Set input/output mode for IOD1 $\leftarrow$ X0



## **IPD**

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

**Instruction Explanation:** Store the state of IOD port to the data RAM pointed to by Rx and AC. The bit data correspondence is as follows:

Port IOD	IOD4	IOD3	IOD2	IOD1
Destination RAM data	(Rx)3	(Rx)2	(Rx)1	(Rx)0
Destination AC register	AC3	AC2	AC1	AC0

**Note:** Absolute addressing must be used for Rx syntax.

## **Instruction Syntax:**

OP code	Operand	Instruction Operation
IPD	Rx	$(Rx) \leftarrow IOD \text{ port}, \\ AC \leftarrow IOD \text{ port}$

## <u>OPD</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

**Instruction Explanation:** Write the content of the data RAM pointed to by Rx to the IOD port's output register. The content of output register will be output to the IOD port when the IOD port is set to output mode. The bit data correspondence is as follows:

Port IOD	IOD4	IOD3	IOD2	IOD1
Source RAM data	(Rx)3	(Rx)2	(Rx)1	(Rx)0

**Note:** Absolute addressing must be used for Rx syntax.

#### **Instruction Syntax:**

OP code	Operand	Instruction Operation
OPD	R X	Output register of IOD port $\leftarrow$ (Rx) IOD port $\leftarrow$ Output register of IOD port,

## <u>SPE</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles.

**Instruction Explanation:** Use the data of the instruction operand X to set the configuration of the IOE port.

X4 = 1, enable the pull-low components on the IOE1~4 pins.

= 0, disable the pull-low components on the IOE1 $\sim$ 4 pins.

UM-TM89XXInstructions\_E



- X3 = 1, set IOE4 to output mode
  - = 0, set IOE4 to input mode
- X2 = 1, set IOE3 to output mode
  - = 0, set IOE3 to input mode
- X1 = 1, set IOE2 to output mode
  - = 0, set IOE2 to input mode
- X0 = 1, set IOE1 to output mode
  - = 0, set IOE1 to input mode

Note: X4 represents the MSB of operand X, X0 represents the LSB of operand X.

#### **Instruction Syntax:**

OP code	Operand	Instruction Operation
SPE	Х	Enable/disable Pull-low component $\leftarrow$ X4 Set input/output mode for IOE4 $\leftarrow$ X3 Set input/output mode for IOE3 $\leftarrow$ X2 Set input/output mode for IOE2 $\leftarrow$ X1 Set input/output mode for IOE1 $\leftarrow$ X0

# <u>IPE</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

Instruction Explanation: Store the state of IOE port to the data RAM pointed to by Rx and AC.

The bit data correspondence is as follows:

Port IOE	IOE4	IOE3	IOE2	IOE1
Destination RAM data	(Rx)3	(Rx)2	(Rx)1	(Rx)0
Destination AC register	AC3	AC2	AC1	AC0

Note: Absolute addressing must be used for Rx syntax.

OP code	Operand	Instruction Operation
IPE	Rx	$(Rx) \leftarrow IOE \text{ port,} \\ AC \leftarrow IOE \text{ port}$



## <u>OPE</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

**Instruction Explanation:** Write the content of the data RAM pointed to by Rx to the IOE port's output register. The content of output register will be output to the IOE port when the IOE port is set to output mode.

The bit data correspondence is as follows:

Port IOE	IOE4	IOE3	IOE2	IOE1
Source RAM data	(Rx)3	(Rx)2	(Rx)1	(Rx)0

**Note:** Absolute addressing must be used for Rx syntax.

OP code	Operand	Instruction Operation
OPE	K X	Output register of IOE port ← (Rx) IOE port ← Output register of IOE port,



# 2.7 Table ROM Instructions

# <u>LDH</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

**Instruction Explanation:** Store the upper 4 bits of the Table ROM content pointed to by HL to AC and the data RAM pointed to by Rx.

The written data's correspondence is as follows:

Source table data	T(@HL)7	T(@HL)6	T(@HL)5	T(@HL)4
Destination RAM data	(Rx)3	(Rx)2	(Rx)1	(Rx)0
Destination AC register	AC3	AC2	AC1	AC0

Notes:

(1). After executing this instruction, certain syntax automatically increments the content of HL by 1.

(2). Absolute addressing must be used for Rx syntax.

#### **Instruction Syntax:**

OP code	Operand	Instruction Operation
LDH		(Rx) $\leftarrow$ T(@HL) high nibble, AC $\leftarrow$ T(@HL) high nibble
LDH*	Rx, @HL	<pre>(Rx) ← T(@HL) high nibble, AC ← T(@HL) high nibble, HL ← HL+1</pre>

# <u>LDL</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.


**Instruction Explanation:** Store the lower 4 bits of the Table ROM content pointed to by HL to AC and the data RAM pointed to by Rx.

The written data's correspondence is as follows:

Source table data	T(@HL)3	T(@HL)2	T(@HL)1	T(@HL)0
Destination RAM data	(Rx)3	(Rx)2	(Rx)1	(Rx)0
Destination AC register	AC3	AC2	AC1	AC0

Notes:

- (1). After executing this instruction, certain syntax automatically increments the content of HL by 1.
- (2). Absolute addressing must be used for Rx syntax.



OP code	Operand	Instruction Operation
LDL	RX (WHL	(Rx) $\leftarrow$ T(@HL) low nibble, AC $\leftarrow$ T(@HL) low nibble
LDL*	Rx, @HL	$(Rx) \leftarrow T(@HL) \text{ low nibble,} AC \leftarrow T(@HL) \text{ low nibble,} HL \leftarrow HL+1$

# <u>LCDH</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 16 bits of data transferred.

**Instruction Explanation:** Store the 16-bit content from two contiguous addresses in the Table ROM pointed to by @HL to the four contiguous data RAM addresses pointed to by @ZR.

Regardless of what the actual LSB value of @HL may be, it will be ignored during the execution of this instruction. The two contiguous addresses accessed will be @HL (RAM address bit0=0) and @HL (RAM address bit0=1).

Regardless of what the actual value of the two least significant bits of @ZR may be, they will be ignored during execution of this instruction. The four contiguous addresses accessed will be @ZR (RAM address bit1,0=00), @ZR (RAM address bit1,0=01), @ZR (RAM address bit 1,0=10) and @ZR (RAM address bit1,0=11).


The bit data correspondence is as follows:

Destination		RAM add	r. = N*+1			RAM ad	ldr. = N*	
RAM addr. & data mapping	bit3	bit2	bit1	bit0	bit3	bit2	bit1	bit0
Table ROM output 16bits data	T(@HL)7	T(@HL)6	T(@HL)5	T(@HL)4	T(@HL)3	T(@HL)2	T(@HL)1	T(@HL)0
@ZR addr.	@ZR(RAM Address bit1,0=01)				@ZR(RAM Address bit1,0=00)			
Destination		RAM add	r. = N*+3		RAM addr. = $N^*+2$			
RAM addr. & data mapping	bit3	bit2	bit1	bit0	bit3	bit2	bit1	bit0
Table ROM output 16bits data	T(@HL) 15	T(@HL) 14	T(@HL) 13	T(@HL) 12	T(@HL) 11	T(@HL) 10	T(@HL) 9	T(@HL) 8
@ZR addr.	@Z	@ZR(RAM Address bit1,0=11)				CR(RAM Ad	dress bit1,0=	:10)

\*: N represents data RAM addresses that are multiples of four.

#### Notes:

- (1). The contents of HL and ZR must be set before executing this instruction.
- (2). After executing this instruction, certain syntax automatically increments the content of ZR by 4 or the content of HL by 2.



OP code	Operand	Instruction Operation
LCDH	@ZR, @HL	$(@ZR(RAM Address bit1,0=00)) \leftarrow T(@HL)3~0,$ $(@ZR(RAM Address bit1,0=01)) \leftarrow T(@HL)7~4,$ $(@ZR(RAM Address bit1,0=10)) \leftarrow T(@HL)11~8,$ $(@ZR(RAM Address bit1,0=11)) \leftarrow T(@HL)15~12,$
LCDH&	@ZR, @HL	$\begin{array}{l} (@ZR(RAM \text{ Address bit1,0=00})) \leftarrow T(@HL)3~0, \\ (@ZR(RAM \text{ Address bit1,0=01})) \leftarrow T(@HL)7~4, \\ (@ZR(RAM \text{ Address bit1,0=10})) \leftarrow T(@HL)11~8, \\ (@ZR(RAM \text{ Address bit1,0=11})) \leftarrow T(@HL)15~12, \\ HL \leftarrow HL+2 \end{array}$
LCDH%	@ZR, @HL	$\begin{array}{l} (@ZR(RAM \text{ Address bit1,0=00})) \leftarrow T(@HL)3~0, \\ (@ZR(RAM \text{ Address bit1,0=01})) \leftarrow T(@HL)7~4, \\ (@ZR(RAM \text{ Address bit1,0=10})) \leftarrow T(@HL)11~8, \\ (@ZR(RAM \text{ Address bit1,0=11})) \leftarrow T(@HL)15~12, \\ ZR \leftarrow ZR+4 \end{array}$
LCDH\$	@ZR, @HL	$\begin{array}{l} (@ZR(RAM \ Address \ bit1,0=00)) \leftarrow T(@HL)3~0, \\ (@ZR(RAM \ Address \ bit1,0=01)) \leftarrow T(@HL)7~4, \\ (@ZR(RAM \ Address \ bit1,0=10)) \leftarrow T(@HL)11~8, \\ (@ZR(RAM \ Address \ bit1,0=11)) \leftarrow T(@HL)15~12, \\ HL \leftarrow HL+2 \\ ZR \leftarrow ZR+4 \end{array}$



# **2.8 RFC Function Instructions**

# <u>SRF</u>

**Instruction Characteristics:** Single-word instruction, 4 machine cycles.

**Instruction Explanation:** Use the data of the instruction operand X to set the output function of RFC0~RFC5 pins.

X5 = 1, enable the output function of the RFC5 pin.

= 0, disable the output function of the RFC5 pin, outputs high impedance.

X4 = 1, enable the output function of the RFC4 pin.

= 0, disable the output function of the RFC4 pin, outputs high impedance.

- X3 = 1, enable the output function of the RFC3 pin.
  - = 0, disable the output function of the RFC3 pin, outputs high impedance.
- X2 = 1, enable the output function of the RFC2 pin. = 0, disable the output function of the RFC2 pin, outputs high impedance.

X1 = 1, enable the output function of the RFC1 pin.

= 0, disable the output function of the RFC1 pin, outputs high impedance.

X0 = 1, enable the output function of the RFC1 pin.

= 0, disable the output function of the RFC1 pin, outputs high impedance.

**Note:** X5 represents the MSB of operand X, X0 represents the LSB of operand X.

#### **Instruction Syntax:**

OP code	Operand	Instruction Operation
SRF	Х	Set output function of RFC5 $\leftarrow$ X5 Set output function of RFC4 $\leftarrow$ X4 Set output function of RFC3 $\leftarrow$ X3 Set output function of RFC2 $\leftarrow$ X2 Set output function of RFC1 $\leftarrow$ X1 Set output function of RFC0 $\leftarrow$ X0

## <u>SCNT</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles.

**Instruction Explanation:** Use the data of instruction operand X to set the operational mode, RFC counter type and clock source of the two RFC counters CX2/CX.

UM-TM89XXInstructions\_E



X5 = 1, setting RFC counter with CX2 pin.

Use X3, X2 to set the operational mode, X1, X0 to set counter type and X4 to set clock source.

= 0, setting RFC counter with CX pin.

Use X3, X2 to set the operational mode, X1, X0 to set counter type and X4 to set clock source.

- X4 = 1, in an operational mode where CX2/CX pin isn't being used to control the RFC counter, set the output clock (FREQ) from the frequency generator as the clock source for the RFC counter selected by X5. This setting will only work when X3=0
  - = 0, in an operational mode where CX2/CX pin isn't being used to control the RFC counter, set the input signal applies on CX2/CX pin as the clock source for the RFC counter selected by X5. This setting will only work when X3=0.
- X3, X2 = 00, the counting function of the CX2/CX RFC counter will be enabled after the execution of the instruction SF2 and stop after executing the instruction RF2 immediately.
  - = 01, after the execution of the instruction SF2, the counting function of the CX2/CX RFC counter is enabled by TMR2 starts counting and disabled by TMR2 stops.

TMR2 enabled duration is as follows:

Time duration = (TMR2's clock source cycle) x (TMR2 initial setting value).

In this mode, if one of the RFC function has enabled, the other RFC function can't be enabled by TMR2 either.

= 10, after the execution of the instruction SF2, the counting function of the CX2/CX RFC counter is enabled due to the first falling edge signal to appear on the CX2/CX pin. Stop when the next falling edge signal appears.

In this mode, the clock source of the RFC Counter always comes from the output of frequency generator (FREQ).

= 11, after the execution of the instruction SF2, the counting function of the CX2/CX RFC counter is enabled due to the first rising edge signal to appear on the CX2/CX pin. Stop when the next falling edge signal appears.

In this mode, the clock source of the RFC Counter always comes from the output of frequency generator (FREQ).

X1, X0 = 00, set 16-bit RFC counter to be the CX2/CX RFC counter.

This is the default setting of the MCU.

- = 01, set TMR1 as the CX2/CX RFC counter
- = 10, set TMR2 as the CX2/CX RFC counter
- = 11, set TMR3 as the CX2/CX RFC counter



#### Notes:

- (1). When TMR1~3 is set as the RFC Counter and enabled, do not execute any other Timer setting related instructions to avoid interfering with the RFC counter's counting function.
- (2). X5 represents the MSB of operand X, X0 represents the LSB of operand X.

#### **Instruction Syntax:**

OP code	Operand	Instruction Operation
SCNT	Х	Choose to set CX2 or CX $\leftarrow$ X5 Set the clock source of CX2/CX RFC when X3=0 $\leftarrow$ X4 Set the start/stop control method for the CX2/CX RFC Counter $\leftarrow$ X3, X2 Set the CX2/CX RFC Counter $\leftarrow$ X1, X0

## <u>MRF1</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

**Instruction Explanation:** Store bit3~bit0 of 16-bit RFC counter to the data RAM pointed to by Rx and AC.

The bit data correspondence is as follows:

RFC counter	RFC3	RFC2	RFC1	RFC0
Rx	(Rx)3	(Rx)2	(Rx)1	(Rx)0
AC	AC3	AC2	AC1	AC0

Note: Absolute addressing must be used for Rx syntax.

#### **Instruction Syntax:**

OP code	Operand	Instruction Operation
MRF1	Rx	$(Rx) \leftarrow RFC3 \sim RFC0, AC \leftarrow RFC3 \sim RFC0$

## <u>MRF2</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

**Instruction Explanation:** Store bit7~bit4 of 16-bit RFC counter to the data RAM pointed to by Rx and AC.

The bit data correspondence is as follows:

RFC counter	RFC7	RFC6	RFC5	RFC4
Rx	(Rx)3	(Rx)2	(Rx)1	(Rx)0
AC	AC3	AC2	AC1	AC0

Note: Absolute addressing must be used for Rx syntax.

```
UM-TM89XXInstructions_E
```



OP code	Operand	Instruction Operation
MRF2	R X	$(Rx) \leftarrow RFC7 \sim RFC4, AC \leftarrow RFC7 \sim RFC4$

## <u>MRF3</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

**Instruction Explanation:** Store bit11~bit8 of 16-bit RFC counter to the data RAM pointed to by Rx and AC.

The bit data correspondence is as follows:

RFC counter	RFC11	RFC10	RFC9	RFC8
Rx	(Rx)3	(Rx)2	(Rx)1	(Rx)0
AC	AC3	AC2	AC1	AC0

Note: Absolute addressing must be used for Rx syntax.

## **Instruction Syntax:**

OP code	Operand	Instruction Operation
MRF3	Rx	$(Rx) \leftarrow RFC11 \sim RFC8, AC \leftarrow RFC11 \sim RFC8$

## <u>MRF4</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

**Instruction Explanation:** Store bit15~bit12 of 16-bit RFC counter to the data RAM pointed to by Rx and AC.

The bit data correspondence is as follows:

RFC counter	RFC15	RFC14	RFC13	RFC12
Rx	(Rx)3	(Rx)2	(Rx)1	(Rx)0
AC	AC3	AC2	AC1	AC0

Note: Absolute addressing must be used for Rx syntax.

#### **Instruction Syntax:**

OP code	Operand	Instruction Operation
MRF4	K X	$(Rx) \leftarrow RFC15 \sim RFC12, AC \leftarrow RFC15 \sim RFC12$



# 2.9 Jump/Call Instructions

# <u>JB0</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles.

**Instruction Explanation:** When bit0 of AC is equal to 1, the program will jump to the PC = X address for the next instruction to execute.

If bit0 of AC is not equal to 1, the program will execute the instruction from the next address.

#### Notes:

- (1).  $X = 0h \sim FFFFh$ . (Range of X depends on the specifications for each MCU)
- (2). If the destination address of the jump instruction belongs to a different bank from the address of the current instruction, the ICE compiler program will automatically insert a SPBK instruction in front of this jump instruction.

## **Instruction Syntax:**

OP code	Operand	Instruction Operation
JB0	X	If $AC0 = 1$ , $PC \leftarrow X$ ; If $AC0 \stackrel{!}{=} 1$ , $PC \leftarrow PC+1$

# <u>JB1</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles.

**Instruction Explanation:** When bit1 of AC is equal to 1, the program will jump to the PC = X address for the next instruction to execute.

If bit1 of AC is not equal to 1, the program will execute the instruction from the next address.

#### Notes:

- (1).  $X = 0h \sim FFFFh$ . (Range of X depends on the specifications for each MCU)
- (2). If the destination address of the jump instruction belongs to a different bank from the address of the current instruction, the ICE compiler program will automatically insert a SPBK instruction in front of this jump instruction.

OP code	Operand	Instruction Operation
JB1	X	If $AC1 = 1$ , $PC \leftarrow X$ ; If $AC1 \stackrel{!}{=} 1$ , $PC \leftarrow PC+1$



## <u>JB2</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles.

**Instruction Explanation:** When bit2 of AC is equal to 1, the program will jump to the PC = X address for the next instruction to execute.

If bit2 of AC is not equal to 1, the program will execute the instruction from the next address.

#### Notes:

- (1).  $X = 0h \sim FFFFh$ . (Range of X depends on the specifications for each MCU)
- (2). If the destination address of the jump instruction belongs to a different bank from the address of the current instruction, the ICE compiler program will automatically insert a SPBK instruction in front of this jump instruction.

#### **Instruction Syntax:**

OP code	Operand	Instruction Operation
JB2	X	If $AC2 = 1$ , $PC \leftarrow X$ ; If $AC2 \stackrel{!}{=} 1$ , $PC \leftarrow PC+1$

## <u>JB3</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles.

**Instruction Explanation:** When bit3 of AC is equal to 1, the program will jump to the PC = X address for the next instruction to execute.

If bit3 of AC is not equal to 1, the program will execute the instruction from the next address.

#### Notes:

- (1).  $X = 0h \sim FFFFh$ . (Range of X depends on the specifications for each MCU)
- (2). If the destination address of the jump instruction belongs to a different bank from the address of the current instruction, the ICE compiler program will automatically insert a SPBK instruction in front of this jump instruction.

OP code	Operand	Instruction Operation
JB3	X	If $AC3 = 1$ , $PC \leftarrow X$ ; If $AC3 \stackrel{!}{=} 1$ , $PC \leftarrow PC+1$



## <u>JNZ</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles.

**Instruction Explanation:** When the content of AC is not equal to 0, the program will jump to the PC = X address for the next instruction to execute.

If AC is equal to 0, the program will execute the instruction from the next address.

#### Notes:

- (1).  $X = 0h \sim FFFFh$ . (Range of X depends on the specifications for each MCU)
- (2). If the destination address of the jump instruction belongs to a different bank from the address of the current instruction, the ICE compiler program will automatically insert a SPBK instruction in front of this jump instruction.

#### **Instruction Syntax:**

OP code	Operand	Instruction Operation
JNZ	X	If AC $!= 0$ , PC $\leftarrow$ X; If AC $= 0$ , PC $\leftarrow$ PC+1

# <u>JZ</u>

**Instruction Characteristics:** Single-word instruction, 4 machine cycles.

**Instruction Explanation:** When the content of AC is equal to 0, the program will jump to the PC = X address for the next instruction to execute.

If AC is not equal to 0, the program will execute the instruction from the next address.

#### Notes:

- (1).  $X = 0h \sim FFFFh$ . (Range of X depends on the specifications for each MCU)
- (2). If the destination address of the jump instruction belongs to a different bank from the address of the current instruction, the ICE compiler program will automatically insert a SPBK instruction in front of this jump instruction.

OP code	Operand	Instruction Operation
JZ	X	If $AC = 0$ , $PC \leftarrow X$ ; If $AC != 0$ , $PC \leftarrow PC+1$



## <u>JNC</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles.

**Instruction Explanation:** When the content of CF is not equal to 1, the program will jump to the PC = X address for the next instruction to execute.

If CF is equal to 1, the program will execute the instruction from the next address.

#### Notes:

- (1).  $X = 0h \sim FFFFh$ . (Range of X depends on the specifications for each MCU)
- (2). If the destination address of the jump instruction belongs to a different bank from the address of the current instruction, the ICE compiler program will automatically insert a SPBK instruction in front of this jump instruction.

#### **Instruction Syntax:**

OP code	Operand	Instruction Operation
JNC	Х	If CF != 1, PC $\leftarrow$ X; If CF = 1, PC $\leftarrow$ PC+1

# <u>JC</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles.

**Instruction Explanation:** When the content of CF is equal to 1, the program will jump to the PC = X address for the next instruction to execute.

If CF is not equal to 1, the program will execute the instruction from the next address.

#### Notes:

- (1).  $X = 0h \sim FFFFh$ . (Range of X depends on the specifications for each MCU)
- (2). If the destination address of the jump instruction belongs to a different bank from the address of the current instruction, the ICE compiler program will automatically insert a SPBK instruction in front of this jump instruction.

OP code	Operand	Instruction Operation
JC	X	If $CF = 1$ , $PC \leftarrow X$ ; If $CF != 1$ , $PC \leftarrow PC+1$



## CALL

Instruction Characteristics: Single-word instruction, 4 machine cycles.

**Instruction Explanation:** This instruction is used to call a subroutine. Upon executing this instruction, the address of the next instruction will first be stored to the Stack. The program will jump to the PC = X address for the next instruction to execute in next instruction cycle.

#### Notes:

- (1).  $X = 0h \sim FFFFh$ . (Range of X depends on the specifications for each MCU)
- (2). If the destination address of the CALL instruction belongs to a different bank from the address of the current instruction, the ICE compiler program will automatically insert a SPBK instruction in front of this CALL instruction.

## **Instruction Syntax:**

OP code	Operand	Instruction Operation
CALL		STACK $\leftarrow$ PC+1, STACK pointer $\leftarrow$ STACK pointer + 1, PC $\leftarrow$ X

## <u>JMP</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles.

**Instruction Explanation:** After executing this instruction, the program will jump to the PC = X address for the next instruction to execute in next instruction cycle.

#### Notes:

- (1).  $X = 0h \sim FFFFh$ . (Range of X depends on the specifications for each MCU)
- (2). If the destination address of the CALL instruction belongs to a different bank from the address of the current instruction, the ICE compiler program will automatically insert a SPBK instruction in front of this CALL instruction.

OP code	Operand	Instruction Operation
JMP	Х	$PC \leftarrow X$



## <u>CPHL</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles.

**Instruction Explanation:** When the lower byte data (IDBF7~IDBF0) of HL are not equal to the value defined for X, the program will execute the instruction from the next address as normal;

When the lower byte data (IDBF7~IDBF0) of HL are equal to the value defined for X, the program will force to execute the NOP instruction in the next instruction cycle.

#### Notes:

(1).  $X = 0h \sim FFh$ 

(2). The MCU will temporarily suspend all interrupt requests during current and next instruction cycles.

#### **Instruction Syntax:**

OP code	Operand	Instruction Operation
CPHL	Х	If IDBF7~0 != X, execute next instruction as normal;
		If IDBF7~ $0 = X$ , execute NOP as the next instruction instead

## <u>CPZR</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles.

**Instruction Explanation:** When the lower byte (ZRBF7~ZRBF0) of ZR are not equal to the value defined for X, the program will execute the instruction from the next address as normal.

When the lower byte (ZRBF7~ZRBF0) of ZR are equal to the value defined for X, the program will force to execute the NOP instruction in the next instruction cycle.

#### Notes:

(1).  $X = 0h \sim FFh$ 

(2). The MCU will temporarily suspend all interrupt requests during current and next instruction cycles.

OP code	Operand	Instruction Operation
CPZR	X	If ZRBF7~0 != X, execute next instruction as normal; If ZRBF7~0 = X, execute NOP as the next instruction instead



# **CPHLH**

Instruction Characteristics: Two-word instruction, 8 machine cycles.

**Instruction Explanation:** When the 16-bit value of HL is not equal to the value defined for X, the program will execute the instruction from the next address as normal; if the 16-bit value of HL is equal to the value defined for X, the program will force to execute the NOP instruction in the next instruction cycle.

## Notes:

- (1).  $X = 0h \sim FFFFh$ . (Range of X depends on the specifications for each MCU)
- (2). The MCU will temporarily suspend all interrupt requests during current and next instruction cycles.

## **Instruction Syntax:**

OP code	Operand	Instruction Operation
CPHLH		If IDBF != X, execute next instruction as normal;
SETDAT	Х	If $IDBF = X$ , execute NOP as the next instruction instead

# **<u>CPZRH</u>**

Instruction Characteristics: Two-word instruction, 8 machine cycles.

**Instruction Explanation:** When the 16-bit value of ZR is not equal to the value defined for X, the program will execute the instruction from the next address as normal; if the 16-bit value of ZR is equal to the value defined for X, the program will force to execute the NOP instruction in the next instruction cycle.

#### Notes:

(1).  $X = 0h \sim FFFFh$ . (Range of X depends on the specifications for each MCU)

(2). The MCU will temporarily suspend all interrupt requests during current and next instruction cycles.

#### **Instruction Syntax:**

OP code	Operand	Instruction Operation
CPZRH		If ZRBF != X, execute next instruction as normal;
SETDAT	Х	If $ZRBF = X$ , execute NOP as the next instruction instead

# <u>CAC</u>

Instruction Characteristics: Multi-word instruction, 4 or 8 machine cycles.

**Instruction Explanation:** This is a subroutine calling instruction with multiple choices. Up to 16 different subroutine addresses can be specified in the instruction and the value of AC used to determine the subroutine address to call.



The instruction operand X represents the total number of subroutines(X+1) that can be called in the instruction.

When AC $\leq$ =X, the MCU will store the address of the next instruction (PC+X+2) to the STACK then load the subroutine address corresponding to the AC value to the program counter. It takes 8 machine cycles to complete whole instruction cycle.

When AC>X, the MCU will not call any subroutine and will only load the address of the next instruction (PC+X+2) into the program counter. It only takes 4 machine cycles to complete whole instruction cycle.

#### Notes:

- (1).  $X = 0 \sim Fh$ .
- (2). Addr(X) =  $0h \sim FFFFh$ . (Range of X depends on the specifications for each MCU)
- (3). MCU will temporarily suspend all interrupt requests during the 8 machine cycles used for executing this instruction.

#### **Instruction Syntax:**

OP code	Operand	Instruction Operation
CAC SETDAT SETDAT : SETDAT	X Addr(0) Addr(1) : Addr(X)	If AC $\leq X$ , PC=Addr(AC), STACK $\leftarrow$ PC +X + 2, STACK pointer $\leftarrow$ STACK pointer +1; If AC > X, PC $\leftarrow$ PC+X+2;

## <u>JAC</u>

Instruction Characteristics: Multi-word instruction, 4 or 8 machine cycles.

**Instruction Explanation:** This is a jump instruction with multiple choices. Up to 16 different destination addresses can be specified in the instruction and the value of AC used to determine the destination address to jump to.

The instruction operand X represents the total number of destination addresses (X+1) available to jump to in the instruction.

When AC<=X, the MCU will load the destination address corresponding to the current AC value into the program counter. It takes 8 machine cycles to complete whole instruction cycle.

When AC>X, the MCU will load the address of the next instruction into the program counter. It only takes 4 machine cycles to complete whole instruction cycle.

#### Notes:

- (1).  $X = 0 \sim Fh$ .
- (2). Addr(X) =  $0h \sim FFFFh$ . (Range of X depends on the specifications for each MCU)
- (3). MCU will temporarily suspend all interrupt requests during the 8 machine cycles used for executing this instruction.



OP code	Operand	Instruction Operation
JAC SETDAT SETDAT : SETDAT	X Addr(0) Addr(1) : Addr(X)	If $AC \le X$ , PC $\leftarrow$ Addr(AC); If $AC > X$ , PC $\leftarrow$ PC+X+2;

# <u>RTS</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles.

Instruction Explanation: Exit the subroutine.

OP code	Operand	Instruction Operation
RTS		STACK pointer $\leftarrow$ STACK pointer – 1 PC $\leftarrow$ STACK



# 2.10 RAM Page/ROM Bank Setting Instructions

# <u>SRY</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, dedicated for compiler.

**Instruction Explanation:** The instruction operand X is used to set the Page number for Ry memory. In the program, the absolute address (\$0h ~ \$1FFFh) must be used to describe the Ry address. When the compiler discovers that the Ry address is not within the range of the initial page, it will automatically insert the SRY instruction before that instruction to ensure that the program can correctly access data from the Ry page.

As page 7 is Ry's initial page, if Ry is specified as 0~FH in operand, this means instruction will access the RAM data from Ry page 0. The compiler will therefore insert the instruction "SRY 0" in front of this instruction.

## Notes:

- (1).  $X = 0h \sim 6h$ ,  $8h \sim 1FFh$ . (Range of X depends on the specifications for each MCU)
- (2). Ry memory's initial page is on page 7 (Ry=70~7Fh).
- (3). The MCU will temporarily suspend all interrupt requests during current and next instruction cycles.

#### **Instruction Syntax:**

OP code	Operand	Instruction Operation
SRY	Х	Ry page number $\leftarrow$ X

## <u>ERY</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles.

**Instruction Explanation:** The instruction operand X is used to the set the page number of Ry memory. The Page number will keep constant until another ERY instruction is executed to change the page number or the CLPGX instruction (set X1 = 1) is executed to release this setting.

After executing any ERY, ERX or ELZ instruction, the MCU inhibits all interrupt service. After all Ry, Rx and Lz page settings have been released, MCU recovers the interrupt service again.

#### Notes:

- (1).  $X = 0h \sim 6h$ ,  $8h \sim 1FFh$ . (Range of X depends on the specifications for each MCU)
- (2). Don't access the RAM data of initial page when the program is within the memory page constrained segment.

UM-TM89XXInstructions\_E



OP code	Operand	Instruction Operation
ERY	Х	Ry page number ← X Fix Ry page number Inhibit all interrupt services

# <u>SRX</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, dedicated for compiler.

**Instruction Explanation:** The instruction operand X is used to set the Page number for Rx memory. In the program, the absolute address (\$0h ~ \$1FFFh) must be used to describe the Rx address. When the compiler discovers that the Rx address is not within the range of the initial page, it will automatically insert the SRX instruction before that instruction to ensure that the program can correctly access data from the Rx page.

#### Notes:

- (1).  $X = 1h \sim 3Fh$ . (Range of X depends on the specifications for each MCU)
- (2). Rx memory's initial page is on page 0 ( $Rx = 00 \sim 7FH$ ).
- (3). The MCU will temporarily suspend all interrupt requests during current and next instruction cycles.

## Instruction Syntax:

OP code	Operand	Instruction Operation
SRX	Х	Rx page number $\leftarrow$ X

# <u>ERX</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles.

**Instruction Explanation:** The instruction operand X is used to the set the page number of Rx memory. The Page number will keep constant until another ERX instruction is executed to change the page number or the CLPGX instruction (set X0 = 1) is executed to release this setting.

After executing any ERY, ERX or ELZ instruction, the MCU inhibits all interrupt services. After all Ry, Rx and Lz page settings have been released, MCU recovers the interrupt service again.

#### Notes:

- (1).  $X = 1h \sim 3Fh$ . (Range of X depends on the specifications for each MCU)
- (2). Don't access the RAM data of initial page when the program is within the memory page constrained segment.



OP code	Operand	Instruction Operation
ERX	Х	Rx page number ← X Fix Rx page number Inhibit all interrupt services

# <u>SLZ</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, dedicated for compiler.

**Instruction Explanation:** The instruction operand X is used to set the Page number for Lz memory. In the program, the absolute address (\$00 ~ \$7Fh) must be used to describe the Lz address. When the compiler discovers that the Lz address is not within the range of the initial page, it will automatically insert the SLZ instruction before that instruction to ensure that the program can correctly access data from the Lz page.

#### Notes:

- (1).  $X = 1h \sim 3h$ . (Range of X depends on the specifications for each MCU)
- (2). Lz memory's initial page is on page 0.
- (3). The MCU will temporarily suspend all interrupt requests during current and next instruction cycles.

#### Instruction Syntax:

OP code	Operand	Instruction Operation
SLZ	Х	Lz page number $\leftarrow$ X

# <u>ELZ</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles.

**Instruction Explanation:** The instruction operand X is used to the set the page number of Lz memory. The Page number will keep constant until another ELZ instruction is executed to change the page number or the CLPGX instruction (set X2 = 1) is executed to release this setting.

After executing any ERY, ERX or ELZ instruction, the MCU inhibits all interrupt services. After all Ry, Rx and Lz page settings have been released, MCU recovers the interrupt service again.

#### Notes:

- (1).  $X = 1h \sim 3h$ . (Range of X depends on the specifications for each MCU)
- (2). Don't access the RAM data of initial page when the program is within the memory page constrained segment.



OP code	Operand	Instruction Operation
ELZ		Lz page number ← X Fix Lz page number Inhibit all interrupt services

# <u>CLPG</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles.

**Instruction Explanation:** This instruction releases the page number setting by instructions like ERX, ERY and ELZ and recovers all interrupt services.

The bit data correspondence is as follows:

Operand X	X0 = 1	X1 = 1	X2 = 1
Action	Release ERX setting	Release ERY setting	Release ELZ setting

**Note:** X2 represents the MSB of operand X, X0 represents the LSB of operand X.

#### **Instruction Syntax:**

OP code	Operand	Instruction Operation
CLPG	Х	Release ERX setting $\leftarrow$ X0=1 Release ERY setting $\leftarrow$ X1=1 Release ELZ setting $\leftarrow$ X2=1

## <u>SPBK</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, dedicated for compiler.

**Instruction Explanation:** The instruction operand X is used to set the bank number of Program ROM. If the Compiler finds during compilation that jump instructions such as JMP and CALL have a destination address bank number different from the current bank number, it will automatically insert the SPBK instruction in front of that instruction to ensure that the program can correctly jump to the destination address.

#### Notes:

- (1).  $X = 00h \sim 1Fh$  (Range of X depends on the specifications for each MCU)
- (2). The MCU will temporarily suspend all interrupt requests during current and next instruction cycles.

#### **Instruction Syntax:**

OP code	Operand	Instruction Operation
SPBK	Х	Program ROM bank number 🗲 X



# **2.11 Timer Instructions**

# <u>TMS, TMSX</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4/8 bits of data transferred.

**Instruction Explanation:** The instruction operand's Immediate data (X), the Table ROM content pointed to by HL, AC and the content of the data RAM pointed to by Rx can be used to set the 6-bit TMR1's clock source and the timer's pre-set data. TMR1 will start counting after this instruction cycle is completed. This instruction can only be used to set the 6-bit TMR1.

Each bit's settings and its corresponding function options are shown below:

OPCODE		Select cl	ock(CS3~	0)	Pre-set data of timer(CT5~0)							
OFCODE	CS3	CS2	CS1	CS0	CT5	CT4	CT3	CT2	CT1	CT0		
TMSX X	0	X8 X7		X6	X5	X4	X3	X2	X1	X0		
TMS Rx	0	0	AC3 AC2		AC1	AC0	(Rx)3	(Rx)2	(Rx)1	(Rx)0		
TMS @HL	0	0	TD7	TD6	TD5	TD4	TD3	TD2	TD1	TD0		

The table below explains how to set the clock source for 6-bit TMR1:

	Bit setting in	n instruction		clock source of timer 1
CS3	CS2	CS1	CS0	clock source of timer 1
0	0	0	0	~PH9
0	0	0	1	~PH3
0	0	1	0	~PH15
0	0	1	1	FREQ
0	1	0	0	~PH5
0	1	0	1	~PH7
0	1	1	0	~PH11
0	1	1	1	~PH13


With the TMSX instruction, Immediate data (X) can be used to set the clock source and pre-set data of TMR1.

With the TMS Rx instruction, the content of the data RAM pointed to by Rx and the content of AC is used to set the clock source and pre-set data of TMR1.

With the TMS @HL instruction, the content of the Table ROM pointed to by HL is used to set the clock source and pre-set data of TMR1.

#### Notes:

- (1). The TMS# @HL syntax will automatically increment the content of HL by 1 after executing this instruction.
- (2). Absolute addressing must be used for Rx syntax.
- (3).  $X = 0 \sim 1FFh$ .



OP code	Operand	Instruction Operation
TMS	Selection of clock source $\leftarrow$ (AC3, 2)	
TMS	@HL	Preset data ← T(@HL)5 ~ T(@HL)0 Selection of clock source ← T(@HL)7 ~ T(@HL)6
TMS#	@HL	Preset data ← T(@HL)5 ~ T(@HL)0 Selection of clock source ← T(@HL)7 ~ T(@HL)6 HL ← HL + 1
TMSX	X	Preset data $\leftarrow$ (X5 ~ X0) Selection of clock source $\leftarrow$ (X8 ~ X6)

# <u>T1XH, T1RH, T1TH</u>

## **Instruction Characteristics:**

T1TH: Single-word instruction, 4 machine cycles, 16 bits of data transferred.

T1RH: Two-word instruction, 8 machine cycles, 16 bits of data transferred.

T1XH: Two-word instruction, 8 machine cycles.

# **Instruction Explanation:** The instruction uses the Immediate data (SD) set by SETDAT, the Table ROM content pointed to by HL or the data RAM pointed to by Rx to set the 6-bit TMR1's clock source and the timer's pre-set data. TM1 will start counting after this instruction cycle is completed.

This instruction can only be used to set the 6-bit TMR1.

Each bit's settings and its corresponding function options are shown below: (Any bit settings not listed in the table below can be ignored)

ODCODE	Se	elect clo	ck(CS3~	0)			Pre-	set data	of timer(CT5~0)		
OPCODE	CS3	CS2	CS1	CS0	CT5	CT4	CT3	CT2	CT1	CT0	
T1XH SETDAT SD	SD15	SD14	SD13	SD12	SD11	SD10	SD9	SD8	SD7	SD6	
T1TH @HL	TD15 TD14 TD13 7		TD12	TD11	TD10	TD9	TD8	TD7	TD6		
ODCODE	Se	elect clo	ck(CS3~	0)	Pre-set data of timer(CT5~0)						
OPCODE	CS3	CS2	CS1	CS0	CT5	CT4	CT3	CT2	CT1	CT0	
T1RH	Bit3	Bit2	Bit1	Bit0	Bit3	Bit2	Bit1	Bit0	Bit3	Bit2	
SETDAT RX	(Rx)15	(Rx)14	(Rx)13	(Rx)12	(Rx)11	(Rx)10	(Rx)9	(Rx)8	(Rx)7	(Rx)6	
Rx address	Rx(RA	AM Add	ress bit1,	,0=11)	Rx(RAM Address bit1,0=10) Rx(RAM Address bit1,0=						

When these instructions are used to set the 6-bit TMR1, the settings for SD5~SD0, TD5~TD0 and (Rx)5~(Rx)0 won't affect the operation of TMR1.



Bit se	tting in	n instr	uction	
CS3	CS2	CS1	CS0	clock source of timer 1
0	0	0	0	~PH9
0	0	0	1	~PH3
0	0	1	0	~PH15
0	0	1	1	FREQ
0	1	0	0	~PH5
0	1	0	1	~PH7
0	1	1	0	~PH11
0	1	1	1	~PH13
1	0	0	0	CX
1	0	0	1	CX2
1	0	1	0	INT

The table below explains how to set the clock source for 6-bit TMR1:

With the T1XH instruction, the Immediate data (X) set by SETDAT can be used to directly set the clock source and pre-set data of TMR1.

With the T1RH instruction, the two least significant bits of the Rx address set by SETDAT will be ignored. 16-bit of data is read simultaneously from the contiguous addresses Rx (RAM address bit1,0=00), Rx (RAM address bit1,0=01), Rx (RAM address bit1,0=10) and Rx (RAM address bit1,0=11) in the Data RAM then used for setting the TMR1's clock source and initial value.

With the T1TH instruction, the LSB of @HL will be ignored. 16-bit of data is read simultaneously from the contiguous addresses @HL (RAM address bit0=0) and @HL (RAM address bit0=1) in the Table ROM then used for setting the TMR1's clock source and initial value.

Notes:

- (1). The T1THS# X syntax will automatically increment the content of HL by 1 after executing this instruction.
- (2).  $SD = 0 \sim FFFFh$
- (3). Absolute addressing must be used for Rx syntax.
- (4). MCU will temporarily suspend all interrupt requests during the instruction execution with 8 machine cycles.

OP code	Operand	Instruction Operation
T1XH	SD	Preset data ← (SD11 ~ SD6)
SETDAT	50	Selection of clock source $\leftarrow$ (SD15 ~ SD12)
T1TH	@HL	Preset data ← T(@HL)11 ~ T(@HL)6
111П	WILL	Selection of clock source $\leftarrow$ T(@HL)15 ~ T(@HL)12
		Preset data $\leftarrow$ T(@HL)11 ~ T(@HL)6
T1TH#	@HL	Selection of clock source $\leftarrow$ T(@HL)15 ~ T(@HL)12
		$HL \leftarrow HL + 2$
T1RH	Rx	Preset data $\leftarrow$ ((Rx)11 ~ (Rx)6)
SETDAT	KX	Selection of clock source $\leftarrow$ ((Rx)15 ~ (Rx)12)

#### **Instruction Syntax:**



# <u>TM2, TM2X</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4/8 bits of data transferred.

**Instruction Explanation:** The instruction operand's Immediate data (X), the Table ROM content pointed to by @HL, AC and the content of the data RAM pointed to by Rx can be used to set the 6-bit TMR2's clock source and the timer's pre-set data. TMR2 will start counting after this instruction cycle is completed. This instruction can only be used to set the 6-bit TMR2.

Each bit's settings and its corresponding function options are shown below:

ODCODE	S	elect clo	ck(CS3~	0)	Pre-set data of timer(CT5~0)						
OPCODE	CS3	CS2	CS1	CS0	CT5	CT4	CT3	CT2	CT1	CT0	
TM2X X	0	X8	X7	X6	X5	X4	X3	X2	X1	X0	
TM2 Rx	0	0	AC3	AC2	AC1	AC0	(Rx)3	(Rx)2	(Rx)1	(Rx)0	
TM2 @HL	0	0	TD7	TD6	TD5	TD4	TD3	TD2	TD1	TD0	

The table below explains how to set the clock source for 6-bit TMR2:

Bit se	tting in	n instr	uction	1.1.2
CS3	CS2	CS1	CS0	clock source of timer 2
0	0	0	0	~PH9
0	0	0	1	~PH3
0	0	1	0	~PH15
0	0	1	1	FREQ
0	1	0	0	~PH5
0	1	0	1	~PH7
0	1	1	0	~PH11
0	1	1	1	~PH13

With the TM2X X instruction, Immediate data (X) can be used to set the clock source and pre-set data of TMR2.

With the TM2 Rx instruction, the content of the data RAM pointed to by Rx and the content of AC is used to set the clock source and pre-set data of TMR2.

With the TM2 @HL instruction, the content of the Table ROM pointed to by HL is used to set the clock source and pre-set data of TMR2.

Notes:

- (1). The TM2# @HL syntax will automatically increment the content of HL by 1 after executing this instruction.
- (2). Absolute addressing must be used for Rx syntax.
- (3).  $X = 0 \sim 1FFh$

UM-TM89XXInstructions\_E



OP code	Operand	Instruction Operation
TM2	Rx	Preset data $\leftarrow$ (AC1, 0), ((Rx)3 ~ (Rx)0) Selection of clock source $\leftarrow$ (AC3, 2)
TM2	@HL	Preset data ← T(@HL)5 ~ T(@HL)0 Selection of clock source ← T(@HL)7 ~ T(@HL)6
TM2#	@HL	Preset data ← T(@HL)5 ~ T(@HL)0 Selection of clock source ← T(@HL)7 ~ T(@HL)6 HL ← HL + 1
TM2X	Х	Preset data $\leftarrow$ (X5 ~ X0) Selection of clock source $\leftarrow$ (X8 ~ X6)

# <u>T2XH, T2RH, T2TH</u>

## **Instruction Characteristics:**

T2TH : Single-word instruction, 4 machine cycles, 16 bits of data transferred.

T2RH : Two-word instruction, 8 machine cycles, 16 bits of data transferred.

T2XH : Two-word instruction, 8 machine cycles.

# **Instruction Explanation:** The instruction uses the Immediate data (SD) set by SETDAT, the Table ROM content pointed to by HL or the data RAM pointed to by Rx to set the 12-bit or 6-bit TMR2's clock source and the timer's pre-set data. TMR2 will start counting after this instruction cycle is completed.

OPCODE	Select clock(CS3~0)			Pre-set data of timer(CT11~0)												
T2XH SETDAT SD	SD15	SD14	SD13	SD12	SD11	SD10	SD9	SD8	SD7	SD6	SD5	SD4	SD3	SD2	SD1	SD0
T2TH @HL	TD15	TD14	TD13	TD12	TD11	TD10	TD9	TD8	TD7	TD6	TD5	TD4	TD3	TD2	TD1	TD0
OPCODE	Sel	Select clock(CS3~0)			Pre-set data of timer(CT11~0)											
T2RH	Bit3	Bit2	Bit1	Bit0	Bit3	Bit2	Bit1	Bit0	Bit3	Bit2	Bit1	Bit0	Bit3	Bit2	Bit1	Bit0
SETDAT RX	(RX)15	(RX)14	(RX)13	(RX)12	(RX)11	(RX)10	(RX)9	(RX)8	(RX)7	(RX)6	(RX)5	(RX)4	(RX)3	(RX)2	(RX)1	(RX)0
Rx address	Rx(RAM Address bit1,0=11)				Rx	Rx(RAM AddressRx(RAM AddressRx(RAM Addressbit1,0=10)bit1,0=01)bit1,0=00								ess		

Each bit's settings and its corresponding function options are shown below:

When these instructions are used to set the 6-bit TMR2, the settings for SD11~SD6, TD11~TD6 and (Rx)11~(Rx)6 won't affect the operation of TMR2.



Bit se	tting i	n instr	uction	
CS3	CS2	CS1	CS0	clock source of timer 2
0	0	0	0	~PH9
0	0	0	1	~PH3
0	0	1	0	~PH15
0	0	1	1	FREQ
0	1	0	0	~PH5
0	1	0	1	~PH7
0	1	1	0	~PH11
0	1	1	1	~PH13
1	0	0	0	CX
1	0	0	1	CX2
1	0	1	0	INT

The table below explains how to set the clock source for 6-bit or 12-bit TMR2:

With the T2XH instruction, the Immediate data (X) set by SETDAT can be used to directly set the clock source and pre-set data of TMR2.

With the T2RH instruction, the two least significant bits of the Rx address set by SETDAT will be ignored. 16-bit of data is read simultaneously from the contiguous addresses Rx (RAM address bit1,0=00), Rx (RAM address bit1,0=01), Rx (RAM address bit1,0=10) and Rx (RAM address bit1,0=11) in the Data RAM then used for setting the TMR2's clock source and initial value.

With the T2TH instruction, the LSB of @HL will be ignored. 16-bit of data is read simultaneously from the contiguous addresses @HL(RAM address bit0=0) and @HL(RAM address bit0=1) in the Table ROM then used for setting the TMR2's clock source and initial value.

#### Notes:

- (1). The T2THS# syntax will automatically increment the content of HL by 1 after executing this instruction.
- (2). Absolute addressing must be used for Rx syntax.
- (3). SD =  $0 \sim \text{FFFFh}$ .
- (4). MCU will temporarily suspend all interrupt requests during the instruction execution with 8 machine cycles.

#### **Instruction Syntax:**

OP code	Operand	Instruction Operation
T2XH	SD	Preset data ← (SD11 ~ SD0)
SETDAT	3D	Selection of clock source $\leftarrow$ (SD15 ~ SD12)
Т2ТН	@HL	Preset data $\leftarrow$ T(@HL)11 ~ T(@HL)0
12111	WIL	Selection of clock source $\leftarrow$ T(@HL)15 ~ T(@HL)12
		Preset data $\leftarrow$ T(@HL)11 ~ T(@HL)0
T2TH#	@HL	Selection of clock source $\leftarrow$ T(@HL)15 ~ T(@HL)12
		$HL \leftarrow HL + 2$
T2RH	Rx	Preset data $\leftarrow$ ((Rx)11 ~ (Rx)0)
SETDAT	IXX	Selection of clock source $\leftarrow$ ((Rx)15 ~ (Rx)12)



## <u>TM3, TM3X</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4/8 bits of data transferred.

**Instruction Explanation:** The instruction operand's Immediate data (X), the Table ROM content pointed to by @HL, AC and the content of the data RAM pointed to by Rx can be used to set the 6-bit TMR3's clock source and the timer's pre-set data. TMR3 will start counting after this instruction cycle is completed. This instruction can only be used to set the 6-bit TMR3.

Each bit's settings and its corresponding function options are shown below:

	Selec	ct clo	ck(CS	53~0)	Pre-set data of timer(CT5~0)							
	CS3	CS2	CS1	CS0	CT5	CT4	CT3	CT2	CT1	CT0		
TM3X X	0	X8	X7	X6	X5	X4	X3	X2	X1	X0		
TM3 Rx	0	0	AC3	AC2	AC1	AC0	(Rx)3	(Rx)2	(Rx)1	(Rx)0		
TM3 @HL	0	0	TD7	TD6	TD5	TD4	TD3	TD2	TD1	TD0		

The table below explains how to set the clock source for 6-bit TMR3:

Bit	setting i	n instruc		
CS3	CS2	CS1	CS0	clock source of timer 3
0	0	0	0	~PH9
0	0	0	1	~PH3
0	0	1	0	~PH15
0	0	1	1	FREQ
0	1	0	0	~PH5
0	1	0	1	~PH7
0	1	1	0	~PH11
0	1	1	1	~PH13

With the TM3X X instruction, Immediate data (X) can be used to set the clock source and pre-set data of TMR3.

With the TM3 Rx instruction, the content of the data RAM pointed to by Rx and the content of AC is used to set the clock source and pre-set data of TMR3.

With the TM3 @HL instruction, the content of the Table ROM pointed to by HL is used to set the clock source and pre-set data of TMR3.

#### Notes:

- (1). The TM3# @HL syntax will automatically increment the content of HL by 1 after executing this instruction.
- (2). Absolute addressing must be used for Rx syntax.
- (3).  $X = 0 \sim 1FFh$

UM-TM89XXInstructions\_E



OP code	Operand	Instruction Operation
TM3	Rx	Preset data $\leftarrow$ (AC1, 0), ((Rx)3 ~ (Rx)0) Selection of clock source $\leftarrow$ (AC3, 2)
TM3	@HL	Preset data ← T(@HL)5 ~ T(@HL)0 Selection of clock source ← T(@HL)7 ~ T(@HL)6
TM3#	@HL	Preset data $\leftarrow$ T(@HL)5 ~ T(@HL)0 Selection of clock source $\leftarrow$ T(@HL)7 ~ T(@HL)6 HL $\leftarrow$ HL + 1
TM3X	X	Preset data $\leftarrow$ (X5 ~ X0) Selection of clock source $\leftarrow$ (X8 ~ X6)

# <u>T3XH, T3RH, T3TH</u>

## **Instruction Characteristics:**

T3TH: Single-word instruction, 4 machine cycles, 16 bits of data transferred.

T3RH: Two-word instruction, 8 machine cycles, 16 bits of data transferred.

T3XH: Two-word instruction, 8 machine cycles.

# **Instruction Explanation:** The instruction uses the Immediate data (SD) set by SETDAT, the Table ROM content pointed to by HL or the data RAM pointed to by Rx to set the 12-bit or 6-bit TMR3's clock source and the timer's pre-set data. TMR3 will start counting after this instruction cycle is completed.

OPCODE	Se	lect cloc	k(CS3-	~0)	Pre-set data of timer(CT11~0)											
T3XH SETDAT SD	SD15	SD14	SD13	SD12	SD11	SD10	SD9	SD8	SD7	SD6	SD5	SD4	SD3	SD2	SD1	SD0
T3TH @HL	TD15	TD14	TD13	TD12	TD11	TD10	TD9	TD8	TD7	TD6	TD5	TD4	TD3	TD2	TD1	TD0
OPCODE	Select clock(CS3~0)				Pre-set data of timer(CT11~0)											
T3RH	Bit3	Bit2	Bit1	Bit0	Bit3	Bit2	Bit1	Bit0	Bit3	Bit2	Bit1	Bit0	Bit3	Bit2	Bit1	Bit0
SETDAT RX	(RX)15	(RX)14	(RX)13	(RX)12	(RX)11	(RX)10	(RX)9	(RX)8	(RX)7	(RX)6	(RX)5	(RX)4	(RX)3	(RX)2	(RX)1	(RX)0
Rx address	Rx address Rx(RAM Address bit1,0=11)			Rx(RAM Address bit1,0=10)				Rx(RAM Address bit1,0=01)				Rx(RAM Address bit1,0=00)				

Each bit's settings and its corresponding function options are shown below:

When these instructions are used to set the 6-bit TMR3, the settings for SD11~SD6, TD11~TD6 and (Rx)11~(Rx)6 won't affect the operation of TMR3.



Bit se	tting i	n instru	uction	alaskassa af timon 2
CS3	CS2	CS1	CS0	clock source of timer 3
0	0	0	0	~PH9
0	0	0	1	~PH3
0	0	1	0	~PH15
0	0	1	1	FREQ
0	1	0	0	~PH5
0	1	0	1	~PH7
0	1	1	0	~PH11
0	1	1	1	~PH13
1	0	0	0	CX
1	0	0	1	CX2
1	0	1	0	INT

The table below explains how to set the clock source for 6-bit or 12-bit TMR3:

With the T3XH instruction, the Immediate data (X) set by SETDAT can be used to directly set the clock source and pre-set data of TMR3.

With the T3RH instruction, the two least significant bits of the Rx address set by SETDAT will be ignored. 16-bit of data is read simultaneously from the contiguous addresses Rx (RAM address bit1,0=00), Rx (RAM address bit1,0=01), Rx (RAM address bit1,0=10) and Rx (RAM address bit1,0=11) in the Data RAM then used for setting the TMR3's clock source and initial value.

With the T3TH instruction, the LSB of @HL will be ignored. 16-bit of data is read simultaneously from the contiguous addresses @HL(RAM address bit0=0) and @HL(RAM address bit0=1) in the Table ROM then used for setting the TMR3's clock source and initial value.

Notes:

- (1). The T3TH# syntax will automatically increment the content of HL by 1 after executing this instruction.
- (2).  $SD = 0 \sim FFFFh$
- (3). Absolute addressing must be used for Rx syntax.
- (4). MCU will temporarily suspend all interrupt requests during the instruction execution with 8 machine cycles.

OP code	Operand	Instruction Operation
T3XH	SD	Preset data ← (SD11 ~ SD0)
SETDAT	50	Selection of clock source $\leftarrow$ (SD15 ~ SD12)
ТЗТН	@HL	Preset data $\leftarrow$ T(@HL)11 ~ T(@HL)0
1311	WHL	Selection of clock source $\leftarrow$ T(@HL)15 ~ T(@HL)12
		Preset data $\leftarrow$ T(@HL)11 ~ T(@HL)0
T3TH#	@HL	Selection of clock source $\leftarrow$ T(@HL)15 ~ T(@HL)12
		$HL \leftarrow HL + 2$
T3RH	Rx	Preset data $\leftarrow$ ((Rx)11 ~ (Rx)0)
SETDAT	KX	Selection of clock source $\leftarrow$ ((Rx)15 ~ (Rx)12)

#### **Instruction Syntax:**



## RTM2L, RTM21, RTM1H, RTM3L, RTM31

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4 bits of data transferred.

**Instruction Explanation:** Read the current content from TMR1~TMR3 or a specific 18-bit register then store to the data RAM pointed to by Rx and AC.

timer	Content of TWIRT						Co	ntent	of TM	IR3		Content of TMR2						
read-out inst.	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
RTM2L															(Rx)3	(Rx)2	(Rx)1	(Rx)0
RTM1H	(Rx)3	(Rx)2	(Rx)1	(Rx)0														
RTM3L									(Rx)3	(Rx)2	(Rx)1	(Rx)0						
RTM31					(Rx)3	(Rx)2	(Rx)1	(Rx)0										
RTM21					(Rx)3	(Rx)2							(Rx)1	(Rx)0				

The table bellows shows which timers can be read by each instruction:

**Note:** Absolute addressing must be used for Rx syntax.

#### **Instruction Syntax:**

OP code	Operand	Instruction Operation
RTM2L	Rx	(Rx), AC $\leftarrow$ TMR2(bit3 ~ bit0)
RTM21	Rx	(Rx), AC $\leftarrow$ TMR1(bit1, bit0), TMR2(bit5, bit4)
RTM1H	Rx	(Rx), AC $\leftarrow$ TMR1(bit5 ~ bit2)
RTM3L	Rx	(Rx), AC $\leftarrow$ TMR3(bit3 ~ bit0)
RTM31	Rx	(Rx), AC $\leftarrow$ TMR1(bit1, bit0), TMR3(bit5, bit4)

## <u>T2M3X</u>

Instruction Characteristics: Two-word instruction, 8 machine cycles.

**Instruction Explanation:** The data of the instruction operand X and Immediate data (SD) can be used to set the 18-bit TMR2's clock source and timer's pre-set data.

TMR2 will start counting after the instruction cycle is completed.

Each bit's settings and its corresponding function options are shown below:

OPCODE	Sel	Set timer's initial value (CT17~0)								
T2M3X X	SD15		SD13		CT17	CT16	CT15	CT14	CT13	CT12
					X5	X4	X3	X2	X1	X0
		SD14		SD12	CT11	CT10	CT19	CT18	CT17	CT16
SETDAT SD					SD11	SD10	SD9	SD8	SD7	SD6
					CT5	CT4	CT3	CT2	CT1	CT0
					SD5	SD4	SD3	SD2	SD1	SD0



Bit se	etting i	n instr	uction	clock source of TMR2
CS3	CS2	CS1	CS0	clock source of TWIK2
0	0	0	0	~PH9
0	0	0	1	~PH3
0	0	1	0	~PH15
0	0	1	1	FREQ
0	1	0	0	~PH5
0	1	0	1	~PH7
0	1	1	0	~PH11
0	1	1	1	~PH13

The table below explains how to set the clock source for 18-bit TMR2:

#### Notes:

- (1). This instruction can only be used to set the 18-bit TMR2.
- (2). Absolute addressing must be used for Rx syntax.
- (3).  $X = 0 \sim 3Fh$ .
- (4).  $SD = 0 \sim FFFFh$
- (5). MCU will temporarily suspend all interrupt requests during this instruction cycle with 8 machine cycles.

#### **Instruction Syntax:**

OP code	Operand	Instruction Operation
T2M3X SETDAT	SD X	Pre-set data of TMR2 ← (X5 ~ 0), (SD11 ~ SD0) Select clock source ← (SD15 ~ SD12) TMR2 starts counting

## <u>STM</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles.

**Instruction Explanation:** Use the data of the instruction operand X to combine different TMR as a 12 or 18-bit timer.

X1, X0 = 00, set TMR1, TMR2 and TMR3 as three independent 6-bit timers.

This is the default setting of the MCU.

- X1, X0 = 01, combine TMR1 and TMR2, with TMR2 becoming a 12-bit timer (TMR1 takes the role of bit11~bit6 in 12-bit TMR2). TMR3 remains as an individual 6-bit timer.
- X1, X0 = 10, combine TMR1 and TMR3, with TMR3 becoming a 12-bit timer (TMR1 takes the role of bit11~bit6 in 12-bit TMR3). TMR2 remains as an individual 6-bit timer.
- X1, X0 = 11, combine TMR1, TMR3 and TMR2, with TMR2 becoming a 18-bit timer. (TMR1 takes the role of bit11~bit6 and TMR3 takes the role of bit17~bit12, in 18-bit TMR2)



#### Notes:

- (1). Executing the STM instruction will stop the counting of all Timers (including disabled the re-load function) so make sure that TMR1, 2 and 3 are not counting before executing STM.
- (2). X1 represents the MSB of operand X, X0 represents the LSB of operand X.

### **Instruction Syntax:**

OP code	Operand	Instruction Operation
STM	Х	TMR1, 2, 3 are 6-bit $\leftarrow X = 0$ (default) TMR2 = TMR1 + TMR2 $\leftarrow X = 1$ TMR2 (12-bit), TMR3 (6-bit) TMR3 = TMR1 + TMR3 $\leftarrow X = 2$ TMR3 (12-bit), TMR2 (6-bit) TMR2 = TMR3 + TMR1 + TMR2 $\leftarrow X = 3$ TMR2 (18-bit)

## **DISTM**

**Instruction Characteristics:** Single-word instruction, 4 machine cycles.

Instruction Explanation: Use the data of the instruction operand X to stop the counting of TMR1 ~ TMR3.

X2 = 1, stop TMR3 (includes disabled the re-load function)

X1 = 1, stop TMR2 (includes disabled the re-load function)

X0 = 1, stop TMR1 (includes disabled the re-load function)

Note: X2 represents the MSB of operand X, X0 represents the LSB of operand X.

OP code	Operand	Instruction Operation
DISTM	Х	Stop TMR3 $\leftarrow$ X2 = 1 Stop TMR2 $\leftarrow$ X2 = 1 Stop TMR1 $\leftarrow$ X2 = 1



# **2.12 Peripheral Function Instructions**

# <u>SPKTH, SPKXH, SPKRH</u>

### **Instruction Characteristics:**

SPKTH: Single-word instruction, 4 machine cycles, 16 bits of data transferred.

SPKRH: Two-word instruction, 8 machine cycles, 16 bits of data transferred.

SPKXH: Two-word instruction, 8 machine cycles.

**Instruction Explanation:** The data of the instruction's operand can be used to choose whether the key matrix scanning function's output pins (KO) output the scanning signal and how a HALT release request is generated.

- D = 0, once the key matrix scanning function detects any scan signal on input pins KI1~4, the halt release request flag 5 (HRF5) is set to 1.
  - = 1, at the end of each scanning cycle the key matrix scanning function sets the halt release request flag 5 (HRF5) to 1.

Instruction	KO16	KO15	KO14	KO13	KO12	KO11	KO10	KO9	KO8	KO7	KO6	KO5	KO4	KO3	KO2	KO1
SPKXH D SETDAT SD	SD15	SD14	SD13	SD12	SD11	SD10	SD9	SD8	SD7	SD6	SD5	SD4	SD3	SD2	SD1	SD0
SPKTH(#) D, @HL	TD15	TD14	TD13	TD12	TD11	TD10	TD9	TD8	TD7	TD6	TD5	TD4	TD3	TD2	TD1	TD0
SPKRH D SETDAT Rx	(RX)15	(RX)14	(RX)13	(RX)12	(RX)11	(RX)10	(RX)9	(RX)8	(RX)7	(RX)6	(RX)5	(RX)4	(RX)3	(RX)2	(RX)1	(RX)0
Rx address	Rx	(RAM bit1,0		ess	Rx	(RAM bit1,0=		SS	Rx	(RAM bit1,0		ess	Rx	(RAM bit1,0		ess

The table below shows the correspondence between instruction's operand bits and the KO pins.

With the SPKXH D instruction, the Immediate data (SD) set by SETDAT represents the corresponding KO pin could output the scan signal.

With the SPKTH D instruction, the LSB of @HL will be ignored. 16-bit of data is then read from the contiguous addresses @HL(RAM address bit0=0) and @HL(RAM address bit0=1) in the Table ROM and used to set the scan signal output of the corresponding KO pin.

With the SPKRH D instruction, the two least significant bits of the Rx address set by SETDAT will be ignored. 16-bit of data is then read from the contiguous addresses Rx (RAM address bit1,0=00), Rx (RAM address bit1,0=01), Rx (RAM address bit1,0=10) and Rx (RAM address bit1,0=11) in the data RAM and used to set the scan signal output of the corresponding KO pin.

Notes:

- (1). The SPKTH# D syntax will automatically increment the content of HL by 2 after executing this instruction.
- (2). D = 0 or 1



(3). SD =  $0 \sim FFFFh$ 

(4). Absolute addressing must be used for Rx syntax.

(5). MCU will temporarily suspend all interrupt requests during the instruction cycle with 8 machine cycles.

### **Instruction Syntax:**

OP code	Operand	Instruction Operation
SPKXH	D	Select method of generating halt released $\leftarrow$ D
SETDAT	SD	Set the scan signal for KO pin ← SD16 ~ SD0
SPKTH	D @III	Select method of generating halt released $\leftarrow$ D
SPKIN	D, @HL	Set the scan signal for KO pin $\leftarrow$ T(@HL)15 ~ T(@HL)0
		Select method of generating halt released $\leftarrow$ D
SPKTH#	D, @HL	Set the scan signal for KO pin $\leftarrow$ T(@HL)15 ~ T(@HL)0
		$HL \leftarrow HL + 2$
SPKRH	D	Select method of generating halt released $\leftarrow$ D
SETDAT	Rx	Set the scan signal for KO pin $\leftarrow$ (Rx)15 ~ (Rx)0

## <u>SPK, SPKX</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4/8 bits of data transferred.

**Instruction Explanation:** The value of the instruction operand can set the scanning method used by the key matrix scanning function and how a HALT release request is generated.

The table below shows the correspondence between SPK instruction's operand bits and the KO pins.

Operand bit definition	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SPKX X	X7	X6	X5	X4	X3	X2	X1	X0
SPK Rx	AC3	AC2	AC1	AC0	(Rx)3	(Rx)2	(Rx)1	(Rx)0
SPK(#) @HL	TD7	TD6	TD5	TD4	TD3	TD2	TD1	TD0

- X6 = 0, once the key matrix scanning function detects any scan signal on input pins KI1~4, the halt release request flag 5 (HRF5) is set to 1.
  - = 1, when a scan signal synchronized with the LCD waveform appears, the key matrix scanning function will set the halt release request flag 5 (HRF5) to 1.
- X7, X5, X4 = 000, set it so that in each scanning cycle only one KO output pin will send a scan signal. The output pin is selected using  $X3 \sim X0$ .
  - $X3 \sim X0 = 0000$ , choose to send scan signal with KO1
  - $X3 \sim X0 = 0001$ , choose to send scan signal with KO2
  - .....
  - $X3 \sim X0 = 1110$ , choose to send scan signal with KO15
  - $X3 \sim X0 = 1111$ , choose to send scan signal with KO16



- X7, X5, X4 = 001, set is so that in each scanning cycle all KO output pins (KO1 ~ KO16) will simultaneously send scan signals. X3 ~ X0 can be set to any value.
- X7, X5, X4 = 010, disable the key matrix scanning function. X3 ~ X0 can be set to any value.
- X7, X5, X4 = 10X, set it so that in each scanning cycle only 8 KO output pins will send scan signal simultaneously. The output pins are selected using X3.
  - X3 = 0, choose to send scan signal with KO1 ~ KO8
  - X3 = 1, choose to send scan signal with KO9 ~ KO16

Here X4, X2 ~ X0 can be set to any value.

- X7, X5, X4 = 110, set it so that in each scanning cycle only 4 KO output pins will send scan signal simultaneously. The output pins are selected using X3 and X2.
  - X3X2 = 00, choose to send scan signal with KO1 ~ KO4
  - X3X2 = 01, choose to send scan signal with KO5 ~ KO8
  - X3X2 = 10, choose to send scan signal with KO9 ~ K12
  - X3X2 = 11, choose to send scan signal with K13 ~ K16
  - X1 and X0 can be set to any value.
- X7, X5, X4 = 111, set it so that in each scanning cycle only 2 KO output pins will send scan signal simultaneously. The output pins are selected using X3, X2 and X1.
  - X3X2X1 = 000, choose to send scan signal with KO1 ~ KO2
  - X3X2X1 = 001, choose to send scan signal with KO3 ~ KO4
  - .....
  - X3X2X1 = 110, choose to send scan signal with K13 ~ K14
  - X3X2X1 = 111, choose to send scan signal with K15 ~ K16
  - X0 can be set to any value.

#### Notes:

- (1). The SPK# @HL syntax will automatically increment the value of HL by 1 after executing this instruction.
- (2). Absolute addressing must be used for Rx syntax.
- (3). X7 represents the MSB of operand X, X0 represents the LSB of operand X.

OP code	Operand	Instruction Operation
SPK	Rx	Select method of generating halt released $\leftarrow$ AC2
		Select scanning method $\leftarrow$ AC3, AC1, AC0, (Rx)3 ~ (Rx)0
SPK	@HL	Select method of generating halt released $\leftarrow$ T(@HL)6
		Select scanning method ← T(@HL)7, T(@HL)5 ~ T(@HL)0
SPK#	@HL	Select method of generating halt released $\leftarrow$ T(@HL)6
		Select scanning method ← T(@HL)7, T(@HL)5 ~ T(@HL)0
		$HL \leftarrow HL + 1$
SPKX	X	Select method of generating halt released $\leftarrow$ X6
		Select scanning method $\leftarrow$ X7, X5 ~ X0



## <u>ELC</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles.

Instruction Explanation: Use the data of the instruction operand X to choose how to drive the EL panel.

Setting the ELP output pins' output frequency and duty cycle:

X8, 7, 6 = 111, choose BCKL/8 as the ELP output waveform.

- = 110, choose BCKL/4 as the ELP output waveform.
- = 101, choose BCKL/2 as the ELP output waveform.
- = 100, choose BCKL as the ELP output waveform.
- = 011, choose the inverted waveform of the frequency generator's output signal (FREQ) as the ELP output waveform.
- = 000, choose PH0 as the ELP output waveform.

X9, 5, 4 = 101, choose 2/3 duty as the duty cycle of the ELP output waveform.

- = 100, choose 3/4 duty as the duty cycle of the ELP output waveform.
- = x11, choose 1/1 duty as the duty cycle of the ELP output waveform.

= x10, choose 1/2 duty as the duty cycle of the ELP output waveform.

- = 001, choose 1/3 duty as the duty cycle of the ELP output waveform.
- = 000, choose 1/4 duty as the duty cycle of the ELP output waveform.

Setting the ELC output pins' output frequency and duty cycle:

X3, 2 = 11, choose PH5 as the ELC output waveform.

- = 10, choose PH6 as the ELC output waveform.
- = 01, choose PH7 as the ELC output waveform.
- = 00, choose PH8 as the ELC output waveform.

X1, 0 = 11, choose 1/1 as the duty cycle of the ELC output waveform.

- = 10, choose 1/2 as the duty cycle of the ELC output waveform.
- = 01, choose 1/3 as the duty cycle of the ELC output waveform.
- = 00, choose 1/4 as the duty cycle of the ELC output waveform.

### Notes:

- (1). X9 represents the MSB of operand X, X0 represents the LSB of operand X.
- (2). When the ELP output waveform's duty cycle is set to 1/1 or 1/2 duty, X9 can be any value.



OP code	Operand	Instruction Operation
ELC	Х	Set ELP pin's output frequency $\leftarrow$ X8, 7, 6 Set ELP pin's output duty cycle $\leftarrow$ X9, 5, 4 Set ELC pin's output frequency $\leftarrow$ X3, 2 Set ELC pin's output duty cycle $\leftarrow$ X1, 0

## <u>ALM</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles.

**Instruction Explanation:** The value of the instruction operand X can be used to synthesize a modulated waveform. The envelope of the modulated waveform and the carrier's signal source can all be set using the X value.

X8, 7, 6 = 111, choose the frequency generator output (FREQ) as the carrier signal

- = 100, choose direct-current logic high (DC1) as the carrier signal
- = 011, choose PH3 as the carrier signal
- = 010, choose PH4 as the carrier signal
- = 001, choose PH5 as the carrier signal
- = 100, choose direct-current logic low (DC0) as the carrier signal
- X5 = 1, choose to include PH15 frequency element in envelope signal.
- X4 = 1, choose to include PH14 frequency element in envelope signal.
- X3 = 1, choose to include PH13 frequency element in envelope signal.
- X2 = 1, choose to include PH12 frequency element in envelope signal.
- X1 = 1, choose to include PH11 frequency element in envelope signal.
- X0 = 1, choose to include PH10 frequency element in envelope signal.

### Notes:

- (1). The Envelope signal is an output of AND logic with the input signals selected by X5~X0.
- (2). The modulated waveform only outputs the carrier signal when the envelope signal is in GND state.
- (3). X8 represents the MSB of operand X, X0 represents the LSB of operand X.

### **Instruction Syntax:**

OP code	Operand	Instruction Operation
ALM	X	Set carrier signal in modulated waveform $\leftarrow$ X8, 7, 6 Set envelope signal in modulated waveform $\leftarrow$ X5 ~ 0



## <u>SBZ</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles.

**Instruction Explanation:** Use the data of the instruction operand X to select whether the output waveforms from the two output pins BZB and BZ comes from the output signal of the frequency generator or the modulated signal generated by the ALM instruction's settings.

X1 = 0, invert the modulated signal set by the ALM instruction then output it to the BZB pin.

This is the default setting of the MCU.

= 1, invert the output signal from the frequency generator (FREQ) then output it to the BZB pin.

X0 = 0, directly output the modulated signal set by the ALM instruction to the BZ pin.

This is the default setting of the MCU.

= 1, directly output the output signal from the frequency generator (FREQ) to the BZ pin.

Note: X1 represents the MSB of operand X, X0 represents the LSB of operand X.

OP code	Operand	Instruction Operation
SBZ	X	Select signal source for BZB pin ← X1 Select signal source for BZ pin ← X0



# **2.13 System Function Instructions**

# <u>NOP</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles.

**Instruction Explanation:** The MCU does not do anything after executing this instruction but it will take up 4 machine cycles. This can be used as a program delay.

### **Instruction Syntax:**

OP code	Operand	Instruction Operation
NOP		No operation

# <u>HALT</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles.

Instruction Explanation: MCU enters the HALT mode.

The MCU will release the HALT mode if one of the four following situations occurs:

(1). When any interrupt request occurs.

After the program completes the interrupt service routine and executes the RTS instruction, the MCU will return to HALT mode again.

- (2). When the conditions set by the SCA instruction are met (when the MCU determines that the changes to the input signals for the three IO ports IOA, IOC and IOD are valid)
- (3). When the condition set by the SCX instruction is met (when the RFC counter is controlled by CX2/CX pin and the control signal from CX2/CX pin becomes inactive)
- (4). When the condition set by the SHE instruction is met.

### **Instruction Syntax:**

OP code	Operand	Instruction Operation
HALT		MCU enters HALT mode

## **STOP**

**Instruction Characteristics:** Single-word instruction, 4 machine cycles.

Instruction Explanation: MCU enters STOP mode and stops all oscillator operations.

UM-TM89XXInstructions\_E



The MCU will release the STOP mode if one of the three following situations occurs:

(1). When a high level signal appears on any one of the IOA, IOC and IOD input pins and the condition set by the SRE instruction is met. Keep the high level signal on the IO pins until the MCU releases the HALT mode.

If "Chatter Prevention" function is not selected for the IOA, IOC and IOD ports then the SRE instruction does not need to be executed for setting the STOP release conditions, and the high level signal on the IO pins needn't keep till the MCU releases HALT mode.

- (2). The input signal change occurred on INT pin.
- (3). When the key matrix scanning function detects a low level input signal on pins KI1~4.

### **Instruction Syntax:**

OP code	Operand	Instruction Operation
STOP		MCU enters STOP mode.

## <u>FRQ, FRQX</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles, 4/8 bits of data transferred.

**Instruction Explanation:** The Immediate data (D) in the instruction operand can be use to set the duty cycle of the output waveform from the frequency generator. At the same time, the contents of RX and AC, the content of Table ROM pointed to by @HL and Immediate data (X) can be used to set the initial value of programmable divider in frequency generator. The frequency generator starts to output the waveform after executing this instruction.

The table below shows the correspondence between the instruction operand value and the initial value of programmable divider in frequency generator:

Instruction)Onerrord	Bit correspondence table for the initial value of programmable divider							
Instruction\Operand	bit7	Bit6	bit 5	bit 4	bit 3	Bit 2	bit 1	bit 0
FRQ D,Rx	AC3	AC2	AC1	AC0	(Rx)3	(Rx)2	(Rx)1	(Rx)0
FRQ D,@HL	T7	T6	T5	T4	Т3	T2	T1	Т0
FRQX D,X	X7	X6	X5	X4	X3	X2	X1	X0

**Notes:** 1. T0 ~ T7 represents the data of table ROM.

2. X0 ~ X7 represents the Immediate data specified in operand X.

To set the duty cycle of the output waveform from the frequency generator, use the following method:

D = 0, output 1/4 duty waveform.

- = 1, output 1/3 duty waveform.
- = 2, output 1/2 duty waveform.
- = 3, output 1/1 duty waveform.



#### Notes:

- (1). The FRQ# syntax will automatically increment the content of HL by 1 after executing this instruction.
- (2). Absolute addressing must be used for Rx syntax.
- (3).  $D = 0 \sim 3h$ .
- (4).  $X = 0 \sim FFh$ .

### **Instruction Syntax:**

OP code	Operand	Instruction Operation
FRQ	D, Rx	Programmable divider $\leftarrow$ AC, (Rx)
ТКŲ	D, RX	Duty cycle generator $\leftarrow$ D
FRO	D @III	Programmable divider $\leftarrow$ T(@HL)
FRQ	D, @HL	Duty cycle generator $\leftarrow$ D
		Programmable divider $\leftarrow$ T(@HL)
FRQ#	D, @HL	Duty cycle generator $\leftarrow$ D
		HL = HL + 1
EDOX	D V	Programmable divider $\leftarrow X$
гкца	FRQX D, X	Duty cycle generator $\leftarrow$ D

## <u>SCC</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles.

**Instruction Explanation:** Use the data of the instruction operand X to select the clock source of the frequency generator and select the clock source for the chattering prevention function on the IOA, IOC and IOD ports.

- X6 = 1, select system clock (BCLK) as the clock source for the frequency generator
  - = 0, select PH0 as the clock source for the frequency generator
- X5 = 1, choose to set the clock source of chattering prevention function on the IOA port
- X4 = 1, choose to set the clock source of chattering prevention function on the IOC port
- X3 = 1, choose to set the clock source of chattering prevention function on the IOD port
- X2, X1, X0 = 001, set PH10 as the clock source for the IO port chattering prevention function selected by  $X5 \sim X3$
- X2, X1, X0 = 010, set PH18 as the clock source for the IO port chattering prevention function selected by X5 $\sim$ X3
- X2, X1, X0 = 100, set PH6 as the clock source for the IO port chattering prevention function selected by  $X5 \sim X3$

Note: X6 represents the MSB of operand X, X0 represents the LSB of operand X.

UM-TM89XXInstructions\_E



OP code	Operand	Instruction Operation
SCC	х	Select clock source for frequency generator $\leftarrow X6$ Whether clock source can be set for IOA's chattering prevention $\leftarrow X5$ Whether clock source can be set for IOC's chattering prevention $\leftarrow X4$ Whether clock source can be set for IOD's chattering prevention $\leftarrow X3$ Select clock source for chattering prevention $\leftarrow X2$ , 1, 0

# <u>SCA</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles.

Instruction Explanation: Use the data of the instruction operand X to set the 3 flags SEF5, 4, 3.

When there is any change in the input signal on the 3 IO ports IOA, IOC and IOD, a HALT request is sent to the MCU.

- X5 = 1, set SEF5 flag to 1. When there is any change in the input signal on IOA port the MCU generates a HALT release.
- X4 = 1, set SEF4 flag to 1. When there is any change in the input signal on IOC port the MCU generates a HALT release.
- X3 = 1, set SEF3 flag to 1. When there is any change in the input signal on IOD port the MCU generates a HALT release.

### Notes:

- (1). X2~0 can be of any value.
- (2). X5 represents the MSB of operand X, X0 represents the LSB of operand X.

### **Instruction Syntax:**

OP code	Operand	Instruction Operation
SCA	Х	Set/clear SEF5 flag ← X5 Set/clear SEF4 flag ← X4 Set/clear SEF3 flag ← X3

## <u>SCX</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles.

Instruction Explanation: Use the data of the instruction operand X to set the two flags SEF1 and SEF0.

If the CX2/CX pin control function of the RFC counter is enabled, the RFC function will send a HALT release request when the control signal becomes inactive.

UM-TM89XXInstructions\_E



- X1 = 1, set SEF1 flag to 1. When the CX2 pin control signal becomes inactive the MCU generates a HALT release.
- X0 = 1, set SEF0 flag to 1. When the CX pin control signal becomes inactive the MCU generates a HALT release.

Note: X1 represents the MSB of operand X, X0 represents the LSB of operand X.

### **Instruction Syntax:**

OP code	Operand	Instruction Operation
SCX	X	Set/clear SEF1 flag ← X1 Set/clear SEF0 flag ← X0

## SIE\*

Instruction Characteristics: Single-word instruction, 4 machine cycles.

Instruction Explanation: Use the data of the instruction operand X to set each interrupt enable flags.

Setting these flags allows the MCU to decide whether to accept these interrupt requests and execute their interrupt service.

X7 = 1, set IEF7 to 1, MCU will accept interrupt request generated by underflow at TMR3.

- X6 = 1, set IEF6 to 1, MCU will accept interrupt request generated by the cessation of the RFC counter control signal (under CX or CX2 pin control mode).
- X5 = 1, set IEF5 to 1, MCU will accept interrupt request generated by the detection of scan signal by the key matrix scanning function.
- X4 = 1, set IEF4 to 1, MCU will accept interrupt request generated by underflow at TMR2.
- X3 = 1, set IEF3 to 1, MCU will accept interrupt request generated due to a change in the Pre-divider's PH15 output signal.
- X2 = 1, set IEF2 to 1, MCU will accept interrupt request generated by a valid trigger on the INT pin.
- X1 = 1, set IEF1 to 1, MCU will accept interrupt request generated by underflow at TMR1.
- X0 = 1, set IEF0 to 1, MCU will accept interrupt request generated by a valid change in input signal on the IOA, IOC and IOD ports.

**Note:** X7 represents the MSB of operand X, X0 represents the LSB of operand X.



OP code	Operand	Instruction Operation
SIE*	Х	Set/clear IEF7 flag $\leftarrow$ X7 Set/clear IEF6 flag $\leftarrow$ X6 Set/clear IEF5 flag $\leftarrow$ X5 Set/clear IEF4 flag $\leftarrow$ X4 Set/clear IEF3 flag $\leftarrow$ X3 Set/clear IEF2 flag $\leftarrow$ X2 Set/clear IEF1 flag $\leftarrow$ X1 Set/clear IEF0 flag $\leftarrow$ X0

## <u>SHE</u>

**Instruction Characteristics:** Single-word instruction, 4 machine cycles.

Instruction Explanation: Use the data of the instruction operand X to set each halt release enable flags.

- X7 = 1, set HEF7 to 1, MCU allowed to generate a HALT release when there is an underflow at TMR3.
- X5 = 1, set HEF5 to 1, MCU allowed to generate HALT release upon detection of scan signal by the key matrix scanning function.
- X4 = 1, set HEF4 to 1, MCU allowed to generate a HALT release when there is an underflow at TMR2.
- X3 = 1, set HEF3 to 1, MCU allowed to generate HALT release when there is a change in the Predivider's PH15 output signal.
- X2 = 1, set HEF2 to 1, MCU allowed to generate a HALT release when there is a valid trigger on the INT.


X1 = 1, set HEF1 to 1, MCU allowed to generate a HALT release when there is an underflow at TMR1.

#### Notes:

- (1). X7 represents the MSB of operand X, X0 represents the LSB of operand X.
- (2). The two bits X6 and X0 must be fixed as 0.

### **Instruction Syntax:**

OP code	Operand	Instruction Operation
SHE	Х	Set/clear HEF7 flag $\leftarrow$ X7 Set/clear HEF5 flag $\leftarrow$ X5 Set/clear HEF4 flag $\leftarrow$ X4 Set/clear HEF3 flag $\leftarrow$ X3 Set/clear HEF2 flag $\leftarrow$ X2 Set/clear HEF1 flag $\leftarrow$ X1



## <u>SRE</u>

**Instruction Characteristics:** Single-word instruction, 4 machine cycles.

**Instruction Explanation:** Use the data of the instruction operand X to set the stop release enable flags (SRF6, SRF4, SRF3).

This instruction is only needed when the chattering prevention function is enabled for ports IOA, IOC and IOD.

- X6 = 1, set SRF6 to 1, MCU allowed to generate a STOP release when a high level signal appears on IOA port's input pin.
- X4 = 1, set SRF4 to 1, MCU allowed to generate a STOP release when a high level signal appears on IOC port's input pin.
- X3 = 1, set SRF3 to 1, MCU allowed to generate a STOP release when a high level signal appears on IOD port's input pin.

### Notes:

- (1). X6 represents the MSB of operand X, X0 represents the LSB of operand X.
- (2). Bits X5, X2, X1 and X0 can be of any value.

### **Instruction Syntax:**


OP code	Operand	Instruction Operation
SRE	Х	Set/clear SRF6 flag ← X6 Set/clear SRF4 flag ← X4 Set/clear SRF3 flag ← X3

# **FAST**

Instruction Characteristics: Single-word instruction, 4 machine cycles.

**Instruction Explanation:** Executing this instruction will first enable the CFOSC oscillator then switch the system clock (BLCK) for instruction execution to the high speed clock (CF clock) generated by the CFOSC oscillator.

OP code	Operand	Instruction Operation
FAST		Switch system clock to high-speed clock.



# **SLOW**

Instruction Characteristics: Single-word instruction, 4 machine cycles.

**Instruction Explanation:** Switch the system clock (BCLK) used for instruction execution to the lowspeed clock (XT clock) generated by the XTOSC oscillator then disable the CFOSC oscillator.

### Instruction Syntax:

OP code	Operand	Instruction Operation
SLOW		Switch system clock to low-speed clock.

# SF

Instruction Characteristics: Single-word instruction, 4 machine cycles.

**Instruction Explanation:** Use the data defined for the instruction operand X to enable the corresponding functions.

- X7 = 1, enable the re-load function for TMR1.
- X6 = 1, enable the re-load function for TMR3.
- X5 = 1, the content of timers can only be accessed through an 18-bit special register. The content of TMR1~3 are simultaneously written to the 18-bit special register only after this instruction is executed.
- X4 = 1, restart the watchdog timer after resetting it to zero and set the WDF flag to 1.
- X3 = 1, if both X2 and X3 are set to 1 at the same time, executing this function enables the EL panel driver function and puts the MCU into HALT mode.
- X2 = 1, enable the EL panel driver function.
- X1 = 1, MCU enters Power Back Up mode and sets BCF flag to 1.

X0 = 1, set CF to 1.

Note: X7 represents the MSB of operand X, X0 represents the LSB of operand X.



OP code	Operand	Instruction Operation
SF		Enable the re-load function for TMR1 $\leftarrow$ X7 Enable the re-load function for TMR3 $\leftarrow$ X6 Set write before read function for accessing timer value $\leftarrow$ X5 Restart watchdog timer after reset, set WDF flag to 1 $\leftarrow$ X4 Enable EL panel driver then enter HALT mode $\leftarrow$ X3 Enable EL panel driver $\leftarrow$ X2 Enter power back up mode and set BCF flag to 1 $\leftarrow$ X1 Set CF flag to 1 $\leftarrow$ X0

## <u>RF</u>

**Instruction Characteristics:** Single-word instruction, 4 machine cycles.

**Instruction Explanation:** Use the data defined for the instruction operand X to disable the corresponding functions enabled by the SF instruction.

- X7 = 1, disable the re-load function for TMR1
- X6 = 1, disable the re-load function for TMR3
- X5 = 1, the content of timers can be accessed directly and stored to data RAM
- X4 = 1, stop the watchdog timer and clear WDF flag to 0
- X2 = 1, disable the EL panel driver function
- X1 = 1, MCU exits Power Back Up mode and clears BCF flag to 0
- X0 = 1, clear CF to 0

Note:: X7 represents the MSB of operand X, X0 represents the LSB of operand X.

### **Instruction Syntax:**

OP code	Operand	Instruction Operation
RF	Х	Disable the re-load function for TMR1 $\leftarrow$ X7 Disable the re-load function for TMR3 $\leftarrow$ X6 Allow direct access of timer value $\leftarrow$ X5 Stop watchdog timer, clear WDF flag to 0 $\leftarrow$ X4 Disable EL panel driver $\leftarrow$ X2 Exit backup mode and clear BCF flag to 0 $\leftarrow$ X1 Clear CF flag to 0 $\leftarrow$ X0



# <u>SF2</u>

**Instruction Characteristics:** Single-word instruction, 4 machine cycles.

**Instruction Explanation:** Use the data defined for the instruction operand X to enable the corresponding functions.

- X6 = 1, enable the use of CX2 pin as RFC input signal including the start-up of the RC oscillator and the counting of the RFC counter
- X5 = 1, enable the use of CX pin as RFC input signal including the start-up of the RC oscillator and the counting of the RFC counter
- X4 = 1, enable low battery voltage detection function
- X3 = 1, enable the built-in low impedance pull-low component on the INT input pin
- X2 = 1, force all LCD COM and SEG pins output GND signal only
- X1 = 1, set Dis\_ENX flag to 1, so in re-load mode TMR2 doesn't halt the RFC counter when there is timer underflow
- X0 = 1, enable the re-load function for TMR2

Note: X6 represents the MSB of operand X, X0 represents the LSB of operand X.

#### **Instruction Syntax:**

OP code	Operand	Instruction Operation
SF2	Х	Enable CX2 control for RFC counter $\leftarrow$ X6 Enable CX control for RFC counter $\leftarrow$ X5 Enable low battery voltage detection function $\leftarrow$ X4 Enable low impedance pull-low component on INT pin $\leftarrow$ X3 Force all LCD COM and SEG pins output GND $\leftarrow$ X2 Set Dis_ENX flag to 0 $\leftarrow$ X1 Enable the re-load function for TMR2 $\leftarrow$ X0

## <u>RF2</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles.

**Instruction Explanation:** Use the data defined for the instruction operand X to disable the corresponding functions enabled by the SF2 instruction.

- X6 = 1, disable the use of CX2 pin as input signal for RFC function
- X5 = 1, disable the use of CX pin as input signal for RFC function
- X4 = 1, disable the low battery voltage detection function
- X3 = 1, disable the built-in low impedance pull-low component on the INT input pin



- X2 = 1, Recover normal output waveforms to all LCD COM and SEG output pins
- X1 = 1, Clear Dis\_ENX flag to 0, so in re-load mode TMR2 halts the RFC counter when there is timer underflow
- X0 = 1, disable the re-load function for TMR2

**Note:** X6 represents the MSB of operand X, X0 represents the LSB of operand X.

#### **Instruction Syntax:**

OP code	Operand	Instruction Operation
RF2	Х	Cancel CX2 control of RFC counter $\leftarrow X6$ Cancel CX control of RFC counter $\leftarrow X6$ Disable low battery voltage detection $\leftarrow X4$ Disable low impedance pull-low component on INT pin $\leftarrow X3$ Recover normal output waveforms to all COM and SEG pins $\leftarrow X2$ Clear Dis_ENX flag to $0 \leftarrow X1$ Disable the re-load function for TMR2 $\leftarrow X0$

## <u>PLC</u>

Instruction Characteristics: Single-word instruction, 4 machine cycles.

**Instruction Explanation:** Use the data of the instruction operand X to clear the corresponding halt release request flags (HRFn).

- X8 = 1, clear the last 5 bits (PH11~15) of the pre-divider to 0. To avoid the generation of a halt release request (HRF3) due to clearing PH14 to 0, this setting should be used concurrently with X3.
- X7 = 1, clear the halt release request flag (HRF7) set by TMR3 underflow to 0.

If TMR3 is already counting and in single countdown mode, TMR3 will stop immediately; if in re-load mode, TMR3's operation will not be affected.

X6 = 1, clear the halt release request flag (HRF6) set by the cessation of control signal for RFC counter to 0.

This setting is used to enable or disable the CX2 or CX pin control mode for the RFC counter.

- X5 = 1, clear the halt release request flag (HRF5) set by the detection of scan signal by the key matrix scanning function to 0.
- X4 = 1, clear the halt release request flag (HRF4) set by TMR2 underflow to 0.

If TMR2 is already counting and in single countdown mode, TMR2 will stop immediately; if in re-load mode, TMR2's operation will not be affected.

- X3 = 1, clear the halt release request flag (HRF3) set by pre-divider overflow to 0.
- X2 = 1, clear the halt release request flag (HRF2) set by the detection of a valid change in the INT input in to 0.



X1 = 1, clear the halt release request flag (HRF1) set by TMR1 underflow to 0.

If TMR1 is already counting and in single countdown mode, TMR1 will stop immediately; if in re-load mode, TMR1's operation will not be affected.

X0 = 1, clear the halt release request flag (HRF2) set by the detection of a valid change in the input signal in the port IOA, IOC and IOD pins to 0.

Note: X8 represents the MSB of operand X, X0 represents the LSB of operand X.

OP code	Operand	Instruction Operation
PLC	Х	Clear the last 5 bits of the pre-divider register $\leftarrow$ X8 Clear the HRF7 flag $\leftarrow$ X7 Clear the HRF6 flag $\leftarrow$ X6 Clear the HRF5 flag $\leftarrow$ X5 Clear the HRF4 flag $\leftarrow$ X4 Clear the HRF3 flag $\leftarrow$ X3 Clear the HRF2 flag $\leftarrow$ X2 Clear the HRF1 flag $\leftarrow$ X1 Clear the HRF0 flag $\leftarrow$ X0