



十速科技股份有限公司
tenx technology inc.

**Advance
Information**

TM58PC20A

Data Sheet

**Tenx reserves the right to change or
discontinue this product without notice.**

tenx technology inc.

1. Features

- ROM: 2K x 14 bits
- RAM: 72 x 8 bits
- STACK: 2 Levels
- Advance mode and General mode
- I/O ports: 20 I/O PAD
- Timer/counter: 8bits x1 (TMR0)
- Prescaler: 3 Bits
- Watchdog Timer: The On-chip WDT is formed by an integrated RC oscillator. The shortest period is 21mS; user can extend the WDT overflow period to 2.688S by using prescaler.
- Power-On Reset & Watchdog timer overflow Reset & Low Voltage reset.
- Reset Timer: 21 mS (5V)
- Four external Oscillate modes: RC, LP Crystal, NT Crystal and HS Crystal.
- Operation Voltage: 2.2V~5.5V
- Instruction set: 78
- Wake-up: Port B pin-change wake-up (Advanced mode only).
- Pull-UP: Port B input pull-up (Advanced mode only).
- Reset vector: 7FFH

2. Pin Definition & Pad Assignment

EXT_CLK/PA4	1		28	RESETB
VDD	2		27	OSC1
NC	3		26	OSC2
VSS	4		25	PC7
NC	5		24	PC6
PA0	6		23	PC5
PA1	7		22	PC4
PA2	8		21	PC3
PA3	9		20	PC2
PB0	10		19	PC1
PB1	11		18	PC0
PB2	12		17	PB7
PB3	13		16	PB6
PB4	14		15	PB5

Package Types :SDIP(TM58PC20ASD28C)
 DIP(TM58PC20AD28C)
 SOP(TM58PC20AS28C)
 SSOP(TM58PC20ASS28C)

PC4	1		20	PC3
PC5	2		19	PB7
PC6	3		18	PB6
PC7	4		17	PB5
OSC2	5		16	PB4
OSC1	6		15	PB3
RESETB	7		14	PB2
VDD	8		13	PB1
VSS	9		12	PB0
PA0	10		11	PA1

Package Types: SDIP(TM58PC20ASD20C)
 SOP(TM58PC20AS20C)

PC5	1	18	PB7
PC6	2	17	PB6
PC7	3	16	PB5
OSC2	4	15	PB4
OSC1	5	14	PB3
RESETB	6	13	PB2
VDD	7	12	PB1
VSS	8	11	PB0
PA0	9	10	PA1

Package Types: SDIP(TM58PC20ASD18C)
SOP(TM58PC20AS18C)

PIN description


Pin name	I/O	Description
EXT_CLK/PA4	I	1. External clock input to TMR0 counter 2. PA4 input (When configure bit7=1, Advance mode only)
PA3-0	I/O	I/O port
PB7-0	I/O	1. I/O port 2. Pin-change wake-up (Advanced mode only) 3. Pull-UP (Advanced mode only)
PC7-0	I/O	I/O port
RESETB	I	System reset signal input
OSC1	I	Oscillator input
OSC2	O	Oscillator output
VDD	P	Power input
VSS	P	Ground input

I: Input; O: Output; I/O: Bi-direction; P: Power

3. Control Register

Name	Addr	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CONFIG (Instruction)		RTCEN	TYPE	LV1	LV0	CPT	WDTE	FOSC1	FOSC0
SELECT				SUR0	EDGE0	PSA	PS2	PS1	PS0
IAR	\$00		A6	A5	A4	A3	A2	A1	A0
TMR0	\$01	D7	D6	D5	D4	D3	D2	D1	D0
PC	\$02	D7	D6	D5	D4	D3	D2	D1	D0
STATUS	\$03		SA1	SA0	\overline{TO}	\overline{PD}	Z	DC	C
BSR	\$04		D6	D5	D4	D3	D2	D1	D0
I/O PortA	\$05				PA4	PA3	PA2	PA1	PA0
I/O PortB	\$06	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0
I/O PortC	\$07	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0

4. System Block Diagram



5. Memory Map

TM58PC20A memory is organized into program memory and data memory.

5-1. Program memory

There are only 512 words on the same page that can be directly addressed. Other program memory can be addressed by the setting of bit 6~5 of the status register. The execution sequence of the instructions is controlled by the program counter (PC), which is incremented by 1 automatically. However, the sequence can be changed by the instructions such as skip, call and goto instructions or by moving data to the PC.

TM58PC20A has an 11-bits program counter that can access 2K memory space. If the address accessed exceeds 2K, it will be mapped into the physical 2K memory, i.e. 2K+M will be mapped to M. If executing a NOP instruction at the reset vector address 000h, it will cause the system to restart. The structure of ROM is illustrated in Figure 5-1.

000H	Page 0
1FFH	
200H	Page 1
3FFH	
400H	Page 2
5FFH	
600H	Page 3
7FEH	
7FFH	Reset vector

Figure 5-1: The ROM Organization

5-2. Configuration memory

The configuration word is located at 800H that contains OSC selection, WDT enable, code protection and type selection.

Bit	Symbol	Description			
1~0	FOSC1~FOSC0	Bit1	Bit0	OSC Type	Resonance Frequency
		0	0	LP <small>(low speed)</small>	32~200K Hz
		0	1	NT <small>(Normal speed)</small>	200K~10M Hz
		1	0	HS <small>(high speed)</small>	10~20M Hz
		1	1	RC	32K ~ 10 M Hz
2	WDTE	WDTE: Watchdog enable/disable control 1: WDT enable 0: WDT disable			
3	CPT	CPT: Code Protection bit 1: OFF 0: ON			
5~4	LV1~LV0	LV1	LV0	Detect voltage	
		1	1	No use	
		1	0	2.1V	
		0	0	3.6V	
6	TYPE	TYPE: Select operating mode 1: Advanced mode (PB pin-change wakeup & PB pull-up enable) 0: General mode			
7	RTCEN	1		PA4 input	
		0		Timer input only	

Figure 5-2: The Configuration Word

5-3. Data memory

Data memory is composed of the special function registers and the general-purpose ram. TM58PC20A has 72 general-purpose registers that can be accessed by the use of the bank select mechanism. The special function registers include the program counter (PC), the timer (TMR0) register, the status register, the bank select register, and the I/O port registers. In addition, TM58PC20A has 3 auxiliary registers that include indirect addressing register (IAR), the select register (Select) and the I/O direction register (IODIR). The map of the TM58PC20A registers is shown in Figure 5-3.

	Bank0	Bank1	Bank2	Bank3
00h	IAR	Map back to address in Bank0		
01h	TMR0			
02h	PC			
03h	STATUS			
04h	BSR			
05h	PORTA			
06h	PORTB			
07h	PORTC			
08h~0FH	General Purpose Register			
8+16*4=72	General Purpose Register 10-1F	General Purpose Register 30-3F	General Purpose Register 50-5F	General Purpose Register 70-7F

Figure 5-3: The Register Map of TM58PC20A

5-3-1. The IAR (indirect addressing register) is not a physical register and is used to assist BSR with indirect addressing. Any access instruction to the IAR is actually mapped to another address that BSR points to. Because the IAR does not correspond to any physical circuitry, the instruction to read the IAR itself (BSR=00H) will always return the value 00h the instruction to write the IAR itself is equivalent to NOP instruction.

5-3-2. Select register is used to control WDT and TMR0. It is not been assigned a specific address in data memory and can only its control bits are set by the select instruction, i.e. it is a write-only register. The content of the accumulator will be sent to the select register by executing the select instruction. If the select register has not been set by the program, its default value is 3FH. Figure 5-4 explains how to set select register.

Bit	Symbol	Description				
		PS2	PS1	PS0	TMR0 rate	WDT rate
2~0	PS2~PS0	0	0	0	1:2	1:1
		0	0	1	1:4	1:2
		0	1	0	1:8	1:4
		0	1	1	1:16	1:8
		1	0	0	1:32	1:16
		1	0	1	1:64	1:32
		1	1	0	1:128	1:64
		1	1	1	1:256	1:128
3	PSA	PSA: Prescaler assignment bit 1: Prescaler assigned to WDT 0: Prescaler assigned to TMR0				
4	EDGE0	EDGE0: TMR0 source signal edge control bit 1: increment when H→L transition of external clock signals 0: increment when L→H transition of external clock signals				
5	SUR0	SUR0: TMR0 clock source bit 1: EXT_CLK input 0: (System clock)/4 or internal instruction cycle				

Figure 5-4: Select Register

5-3-3. The I/O Direction control register is similar to the Select register that is write-only register. To set an I/O port pin as input, the corresponding direction control bit must be high. Similarly, the zero represents output. Any direction control bit can be programmed individually as input or output by using IODIR instruction. If the register is not programmed, than all I/O ports always stay in input mode.

PC (program counter) is 11-bit wide binary counter and increases itself for every instruction cycle, except the following conditions.

1. Call, Goto, Lgoto and Lcall: the label will move to PC
2. Retla and Ret: the top value of stack will pop to PC

The PC will Increment when it changes to the next higher page. It should be noted that the page select bits in the status register would not be changed synchronously. The following Goto, Call, or MOVAM 02H will return to the previous page, unless the page select bits have been updated in program. In order to reduce the complexity of programming, TM58PC20A provides 2 instructions to facilitate subroutine call and branch handling which are LCALL and LGOTO. LCALL and LGOTO can address to anywhere in the ROM, but the page select bits are unnecessary. The attached operands of CALL and GOTO are 8-bit and 9-bit

respectively, and require extra bits (page select bits) to address whole memory. However, LCALL and LGOTO have 11-bit wide operands that are easy to address the total ROM space.

TMR0 is 8-bit wide binary counter/timer. This register increments by an external signal edge applied to EXT_CLK pin, or by internal instruction cycle. It has the following features.

1. Readable and writeable
2. Synchronize with 2 internal clocks
3. Can use programmable prescaler by setting select register

The other details will be described in follow-up chapter.

Status register contains page select bits, time out bit, power down bit and the status of ALU. Please note that \overline{TO} and \overline{PD} are controlled by hardware and unchangeable by program.

Bit	Symbol	Description		
0	C	Carry and \overline{Borrow} bit:		
		ADD instruction	SUB instruction	
		1: a carry occurred from the MSB 0: no carry	1: no borrow (Note1) 0: a borrow occurred from the MSB	
1	DC	Nibble Carry and Nibble \overline{Borrow} bit		
		ADD instruction	SUB instruction	
		1: a carry from the low nibble bits of the result occurred 0: no carry	1: no borrow 0: a borrow from the low nibble bits of the result occurred	
2	Z	Zero bit: 1: the result of a logic operation is zero 0: the result of a logic operation is not zero		
3	\overline{PD}	Power down flag bit: (Note2) 1: after power-on or by the CLRWDT instruction 0: execute SLEEP instruction		
4	\overline{TO}	Time out flag bit: 1: after power-on or by the CLRWDT or SLEEP instruction 0: Occur WDT time-overflow		
6~5	SA1~SA0	SA1	SA0	Page Location
		0	0	Page 0 (000H~1FFH)
		0	1	Page 1 (200H~3FFH)
		1	0	Page 2 (400H~5FFH)
		1	1	Page 3 (600H~7FFH)

Figure 5-5: Status Register

Note1: A SUB instruction is executed by adding the 2's complement of the subtrahend, so C = 1 represents positive result. The [Figure 5-5-1](#) shows the relation between C-bit and borrow.

B0H – 50H										50H – B0H									
	C	B7	B6	B5	B4	B3	B2	B1	B0		C	B7	B6	B5	B4	B3	B2	B1	B0
+		1	0	1	1	0	0	0	0	+		0	1	0	1	0	0	0	0
=	1	0	1	1	0	0	0	0	0	=	0	1	0	1	0	0	0	0	0

Figure 5-5-1

Note2: The \overline{TO} and \overline{PD} bits are active low that can be used to determine different causes of reset. The [Figure 5-5-2](#) illustrates the value of \overline{TO} and \overline{PD} after the relative reset events.

\overline{TO}	\overline{PD}	Reset Event
0	0	WDT time out from sleep mode
0	1	WDT time out from normal mode
1	0	RESETB reset from sleep
1	1	Power on reset
Unchanged	Unchanged	RESETB reset from normal

Figure 5-5-2

Combined the BSR (bank select register) with the IAR can access data indirectly to the data memory. The direct addressing must rely on BSR to access bank1 ~ bank3, because there are only 5-bit wide address operands in general mode. The bit 6~5 of BSR are used to select the specifiable memory bank. These address regions 20H~2FH, 40H~4FH and 60H~6FH are not accessible, these address will be mapped to 00H~0FH (Bank0). The addressing map is illustrated in Figure 5-6.




Figure 5-6: The Direct and Indirect Addressing Map

These Port-A~C are programmable I/O ports. Please note that read I/O instruction always read the I/O pin even though the pin is output mode. On reset, all I/O pins were set as input mode until IODIR has been changed.

6. Functional Description

6-1. TMR0 and Watchdog timer

Figure 6-1 shows the block diagram of the TMR0/WDT prescaler. As shown in the figure, the prescaler register can be a prescaler for TMR0 or be a post-scaler for WDT.




Figure 6-1: Block Diagram of the TMR0/WDT Prescaler

The TMR0 is an 8-bit timer/counter. The clock source of TMR0 can come from the instruction clock or the external clock.

1. To select the instruction clock, the SUR0 bit of the select register should be clear. When no prescaler is used, TMR0 will increase by 1 at every instruction cycle.
2. To select the external clock, the SUR0 bit of the select register should be set. In this mode, TMR0 relies on the EDGE0 bit to determine that TMR0 is increased by 1 at every falling or rising edge. When an external clock is used for TMR0, a problem must

be noted that the external clock synchronizes with internal clock. TM58PC20A synchronizes external clock by sampling internal clock at T2 and T4. If external pulse is smaller than 2 internal cycles, the pulse maybe ignored. Therefore, the external clock must keep stable state (high or low) for at least 2 internal cycles.

The WDT counter is an 8-bit binary counter. The clock source of WDT is provided by an independent on-chip RC oscillator that does not need any external clock. Therefore, the WDT will keep counting even if the chip has slept already. A WDT time-overflow will restart system and set the time-overflow flag bit (bit4 of status register) as “0”. The WDT time-overflow period vary with temperature, power voltage and process. This period can be improved via the prescaler. The maximum division ratio can up to 1:128 by setting PS2~PS0 as “111”.

The prescaler can be assigned to either the TMR0 or the WDT via the PSA bit. Note that either WDT or TMR0 can employ the prescaler simultaneously. The following examples (2-3) must be executed when changing PSA form TMR0 to the WDT and form WDT to the TMR0 respectively. These examples can avoid an unintended time-overflow reset.

```

Clrwdt
Clrm    TMR0; clear prescaler & TMR0
Movla  B'00xx1111'
Select
Clrwdt
Movla  B'00xx1xxx';set prescaler to
desired
Select          ; WDT rate
    
```

Example-2. Change prescaler form TMR0 to WDT

```

Clrwdt ; clear prescaler & WDT
Movla  B'00xx0xxx'
Select ; set prescaler to TMR0
with
        ; new rate
    
```

Example-3. Change prescaler form WDT to TMR0

When the prescaler is assigned to WDT, “CLRWDT” and “SLEEP” instruction will clear the prescaler and the WDT. When the prescaler is assigned to TMR0, the prescaler will be cleared by any instruction that writes to TMR0.

6-2. Reset

TM58PC20A may be reset by any one of the following conditions:

- (1) Power-on
- (2) RESETB pin input a negative pulse
- (3) WDT timer out reset (if enabled).
- (4) Low Voltage reset




Figure 6-2: Mechanism of the Reset Controller

As shown in the figure 6-2, there are three reset conditions. In general, we call the first one reset-cases as cold reset. The cold reset time may be too short for slow crystals and RC oscillators that require much longer than setup time ^(note) to oscillate.

Note: The setup time is approximately 21mS that will affect due to power voltage, process and temperature variations.

The last two cases are called warm reset. The different reset events will affect registers and ram. The \overline{TO} and \overline{PD} bits can be used to determine the type of reset. These relation are listed in figure 6-3

Address	Name	Cold Reset	Warm Reset
N/A	Accumulator	xxxx xxxx	pppp pppp
N/A	IODIR	1111 1111	1111 1111
N/A	Select	--11 1111	--11 1111
00h	IAR	---- ----	---- ----
01h	TMR0	xxxx xxxx	pppp pppp
02h	PC	111 1111 1111	111 1111 1111
03h	STATUS	0001 1xxx	000? ?ppp ¹
04h	BSR	1xxx xxxx	1ppp pppp
05h	PORTA	000x xxxx	000p pppp
06h	PORTB	xxxx xxxx	pppp pppp
07h	PORTC	xxxx xxxx	pppp pppp
	General Purpose RAM	xxxx xxxx	pppp pppp

Figure 6-3: RESET CONDITIONS

“X”: unknown; “P”: previous data; “?”: value depending on condition;

6-3. ADVANCED MODE

In advanced mode, we provide wake up function. Chip can be woke up from Sleep mode when the logic value of the input pin of the Port-B changes. Therefore, we need to read the logic value of the input pin before entering sleep mode. In advanced mode, the use of a pull-up resistor for the input pin of Port-B. User can set the I/O direction of Port-B by the "IODIR" instruction. If the chip is waked up from sleep state, the next instruction of SLEEP will be executed.

Wake up

```

movla    0fh
iodir    06h        ;; set i/o direction of portb

movm     06h,a      ;; read the voltage of the input pin before sleep
sleep    ;; only portb3210 cab be wakeup
call     delay26ms  ;;this instruction will be executed after wake up

```

Example 1: Wake up

The debounce time is the interval that must pass before a second key pressing is accepted. User can set this interval using the delay routine (See the example 1).

Key bounce

```

After_wakeup
;-----
int_nt1          ;; filter out key begin bounce
    btmsc 06h,0
    lgoto int_nt1
int_loop1        ;; filter out key end bounce
    call  delay          ;; worse case 30ms
    btms  06h,0
    lgoto int_loop1

    call  delay_routine  ;; such as 30ms
    btms  06h,0
    lgoto int_loop1
;-----

```

Example 2: Key_Debounce

7. Instruction Set

Mnemonic Operands	Instruction Code (Advance)	Cycles	Status Affected	OP-code
ADDAM M, m	$(M) + (\text{acc}) \rightarrow (M)$	1	C, DC, Z	10 0101 1MMM MMMM
ADDAM M, a	$(M) + (\text{acc}) \rightarrow (\text{acc})$	1	C, DC, Z	10 0101 0MMM MMMM
ANDAM M, m	$(M) \cdot (\text{acc}) \rightarrow (M)$	1	Z	10 0100 1MMM MMMM
ANDAM M, a	$(M) \cdot (\text{acc}) \rightarrow (\text{acc})$	1	Z	10 0100 0MMM MMMM
ANDLA I	Literal $\cdot (\text{acc}) \rightarrow (\text{acc})$	1	Z	11 1001 iiiiii
BCM M, b0	Clear bit0 of (M)	1	None	00 1100 0MMM MMMM
BCM M, b1	Clear bit1 of (M)	1	None	00 1100 1MMM MMMM
BCM M, b2	Clear bit2 of (M)	1	None	00 1101 0MMM MMMM
BCM M, b3	Clear bit3 of (M)	1	None	00 1101 1MMM MMMM
BCM M, b4	Clear bit4 of (M)	1	None	00 1110 0MMM MMMM
BCM M, b5	Clear bit5 of (M)	1	None	00 1110 1MMM MMMM
BCM M, b6	Clear bit6 of (M)	1	None	00 1111 0MMM MMMM
BCM M, b7	Clear bit7 of (M)	1	None	00 1111 1MMM MMMM
BSM M, b0	Set bit0 of (M)	1	None	00 1000 0MMM MMMM
BSM M, b1	Set bit1 of (M)	1	None	00 1000 1MMM MMMM
BSM M, b2	Set bit2 of (M)	1	None	00 1001 0MMM MMMM
BSM M, b3	Set bit3 of (M)	1	None	00 1001 1MMM MMMM
BSM M, b4	Set bit4 of (M)	1	None	00 1010 0MMM MMMM
BSM M, b5	Set bit5 of (M)	1	None	00 1010 1MMM MMMM
BSM M, b6	Set bit6 of (M)	1	None	00 1011 0MMM MMMM
BSM M, b7	Set bit7 of (M)	1	None	00 1011 1MMM MMMM
BTMSC M, b0	If bit0 of (M) = 0, skip next instruction	1 + (skip)	None	00 0100 0MMM MMMM
BTMSC M, b1	If bit1 of (M) = 0, skip next instruction	1 + (skip)	None	00 0100 1MMM MMMM
BTMSC M, b2	If bit2 of (M) = 0, skip next instruction	1 + (skip)	None	00 0101 0MMM MMMM
BTMSC M, b3	If bit3 of (M) = 0, skip next instruction	1 + (skip)	None	00 0101 1MMM MMMM
BTMSC M, b4	If bit4 of (M) = 0, skip next instruction	1 + (skip)	None	00 0110 0MMM MMMM
BTMSC M, b5	If bit5 of (M) = 0, skip next instruction	1 + (skip)	None	00 0110 1MMM MMMM
BTMSC M, b6	If bit6 of (M) = 0, skip next instruction	1 + (skip)	None	00 0111 0MMM MMMM

Mnemonic Operands	Instruction Code (Advance)	Cycles	Status Affected	OP-code
BTMSC M, b7	If bit7 of (M) = 0, skip next instruction	1 + (skip)	None	00 0111 1MMM MMMM
BTMSS M, b0	If bit0 of (M) = 1, skip next instruction	1 + (skip)	None	00 0000 0MMM MMMM
BTMSS M, b1	If bit1 of (M) = 1, skip next instruction	1 + (skip)	None	00 0000 1MMM MMMM
BTMSS M, b2	If bit2 of (M) = 1, skip next instruction	1 + (skip)	None	00 0001 0MMM MMMM
BTMSS M, b3	If bit3 of (M) = 1, skip next instruction	1 + (skip)	None	00 0001 1MMM MMMM
BTMSS M, b4	If bit4 of (M) = 1, skip next instruction	1 + (skip)	None	00 0010 0MMM MMMM
BTMSS M, b5	If bit5 of (M) = 1, skip next instruction	1 + (skip)	None	00 0010 1MMM MMMM
BTMSS M, b6	If bit6 of (M) = 1, skip next instruction	1 + (skip)	None	00 0011 0MMM MMMM
BTMSS M, b7	If bit7 of (M) = 1, skip next instruction	1 + (skip)	None	00 0011 1MMM MMMM
CALL I	Call subroutine	2	None	11 0110 iiiiiiii
CLRA	Clear accumulator	1	Z	10 0001 0000 0000
CLRM M	Clear memory M	1	Z	10 0001 1MMM MMMM
CLRWDT	Clear watch-dog register	1	TO, PO	10 0000 0000 0001
COMM M, m	$\sim(M) \rightarrow (M)$	1	Z	10 0010 1MMM MMMM
COMM M, a	$\sim(M) \rightarrow (\text{acc})$	1	Z	10 0010 0MMM MMMM
DECM M, m	Decrement M to M	1	Z	10 0110 1MMM MMMM
DECM M, a	$(M) - 1 \rightarrow (\text{acc})$	1	Z	10 0110 0MMM MMMM
DECMSZ M, m	$(M) - 1 \rightarrow (M)$, skip if (M) = 0	1 + (skip)	None	10 0111 1MMM MMMM
DECMSZ M, a	$(M) - 1 \rightarrow (\text{acc})$, skip if (M) = 0	1 + (skip)	None	10 0111 0MMM MMMM
GOTO I	Goto branch	2	None	11 101i iiiiiiii
INCM M, m	$(M) + 1 \rightarrow (M)$	1	Z	10 1000 1MMM MMMM
INCM M, a	$(M) + 1 \rightarrow (\text{acc})$	1	Z	10 1000 0MMM MMMM
INCMSZ M, m	$(M) + 1 \rightarrow (M)$, skip if (M) = 0	1 + (skip)	None	10 1001 1MMM MMMM
INCMSZ M, a	$(M) + 1 \rightarrow (\text{acc})$, skip if (M) = 0	1 + (skip)	None	10 1001 0MMM MMMM
IODIR M	Set i/o direction	1	None	10 0000 0000 0MMM
IORAM M, m	$(M) \text{ ior } (\text{acc}) \rightarrow (M)$	1	Z	10 1111 1MMM MMMM

Mnemonic Operands	Instruction Code (Advance)	Cycles	Status Affected	OP-code
IORAM M, a	(M) ior (acc) → (acc)	1	Z	10 1111 0MMM MMMM
IORLA I	Literal ior (acc) → (acc)	1	Z	11 0011 iiiiii
LCALL I	Call subroutine. However, LCALL can addressing 2K address	2	None	01 0iii iiiiii
LGOTO I	Go branch to any address	2	None	01 1iii iiiiii
MOVAM m	Move data form acc to memory	1	None	10 0000 1MMM MMMM
MOVLA I	Move literal to accumulator	1	None	11 0001 iiiiii
MOVM M, m	(M) → (M)	1	Z	10 0011 1MMM MMMM
MOVM M, a	(M) → (acc)	1	Z	10 0011 0MMM MMMM
NOP	No operation	1	None	10 0000 0000 0000
RET	Return	2	None	11 1111 0111 1111
RETLA I	Return and move literal to accumulator	2	None	11 1100 iiiiii
RLM M, m	Rotate left from m to itself	1	C	10 1100 1MMM MMMM
RLM M, a	Rotate left from m to acc	1	C	10 1100 0MMM MMMM
RRM M, m	Rotate right from m to itself	1	C	10 1110 1MMM MMMM
RRM M, a	Rotate right from m to acc	1	C	10 1110 0MMM MMMM
SELECT	Set select register	1	None	10 0000 0000 0010
SLEEP	Enter sleep (saving) mode	1	TO, PO	10 0000 0000 0011
SUBAM M, m	(M)–(acc) → (M)	1	C, DC, Z	10 1010 1MMM MMMM
SUBAM M, a	(M) – (acc) → (acc)	1	C, DC, Z	10 1010 0MMM MMMM
SWAPM M, m	Swap data from m to itself	1	None	10 1101 1MMM MMMM
SWAPM M, a	Swap data from m to acc	1	None	10 1101 0MMM MMMM
XORAM M, m	(M) xor (acc) → (M)	1	Z	10 1011 1MMM MMMM
XORAM M, a	(M) xor (acc) → (acc)	1	Z	10 1011 0MMM MMMM
XORLA I	Literal xor (acc) → (acc)	1	Z	11 1000 iiiiii

8. Electrical Characteristics

8-1. Absolute Maximum Ratings

Supply Voltage Vss-0.3V to Vss+5.5V
 Input Voltage Vss-0.3V to VDD+0.3V

Storage Temperature-50°C to 125°C
 Operating Temperature... 0°C to 70°C

8-2. DC Characteristics

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
		VDD	Conditions				
VDD	Operating Voltage	---		2.2		5.5	V
VDVT	Detect Voltage	5V	Low Voltage reset (I _{dd} = 3uA) Configure bit6.bit5=00		4.0		V
		3V	Low Voltage reset (I _{dd} = 1.5uA) Configure bit6.bit5=10		2.3		V
		5V	I/O Port	2		VDD	V
VIL	Input Low Voltage	5V	I/O Port			0.8	V
IDD1	Standby Current	5V	LVD disable, WDT disable, LV disable		1		uA
			LVD disable, WDT enable, LV disable		7		
		3V	LVD disable, WDT disable, LV disable		1		
			LVD disable, WDT enable, LV disable		1.5		
IIL	Input Leakage Current	5V	V _{in} =VDD, VSS		1		uA
		3V	V _{in} =VDD, VSS		1		
IOH	I/O Port Driving Current	5V	V _{oh} =4.5V		9		mA
			V _{oh} =4V		13		
			V _{oh} =3.5V		22		
		3V	V _{oh} =2.7V		3.3		
			V _{oh} =2.1V		7		
			V _{oh} =1.5V		10.4		
IOL	I/O Port Sink Current	5V	V _{ol} =0.5V		21		mA
			V _{ol} =0.1V		37		
			V _{ol} =1.5V		49		
		3V	V _{ol} =0.3V		10		
			V _{ol} =0.9V		20		
			V _{ol} =1.5V		24		
RPUHI	Pull up resistance	5V	PortB input only		160		KΩ
		3V	PortB input only		310		

8-3. AC Characteristics

Symbol	Parameter	Test Conditions		Min	Type	Max	Unit
		VDD	Conditions				
fsys1	System Clock	5V	LP Crystal mode	32		200	Khz
		3V		32		200	
fsys1	System Clock	5V	LP Crystal mode	0.2		10	Mhz
		3V		0.2		10	
fsys3	System Clock	5V 3V	HS Crystal mode	10		20	Mhz
fsys4	System Clock	5V	RC mode			10	Mhz
		3V				10	
Twdt	Watchdog Timer	5V			21		mS
		3V			26		
Trht	Reset Hold Time	5V			21		mS
		3V			26		

8-4. External RC Tables

RC frequency form (5V, 25°C), Sample S1~S6

R	C	S1	S2	S3	S4	S5	S6	Freq(unit)
7.5M	0.1u	6.757	6.25	6.757	6.944	6.707	6.706	KHz
	20p	6.667	6.25	6.849	7.143	6.858	6.901	
	--(1)	6.944	7.353	6.757	7.143	7.012	7.201	
6M	0.1u	8.605	7.463	8.197	8.772	8.233	8.132	
	20p	8.333	7.692	8.197	8.929	8.707	8.700	
	--	8.475	8.621	8.065	8.772	8.485	8.880	
330K	0.1u	95.04	93.46	99.01	102.0	96.40	95.12	
	20p	99.01	93.46	99.01	103.1	96.44	95.32	
	--	100	100	99.96	101.0	100.2	100.6	
300K	0.1u	104.2	108.7	105.3	104.2	105.2	103.1	
	20p	105.1	108.9	105.3	104.6	104.2	106.6	
	--	106.4	105.3	109.9	109.9	108.3	108.0	
150K	0.1u	207.3	204.1	212.8	200	205.1	203.4	
	20p	208.3	204.1	212.8	200	208.0	206.2	
	--	212.8	208.3	222.2	217.7	215.6	215.4	
120K	0.1u	255.1	250	257.7	263.2	257.8	258.3	
	20p	257.7	247.5	257.7	266.0	260.2	261.2	
	--	270.3	270.3	277.8	277.8	271.3	274.6	
75K	0.1u	427.4	420.4	420.2	420.2	400	421.2	
	20p	413.2	419	431.0	420.2	403.1	421.2	
	--	454.5	454.6	438.6	439.6	446.1	447.2	
68K	0.1u	463	463	463	463	463	462.8	
	20p	463	463	463	463	463	463	
	--	500	500	501	490.2	499.9	498.5	
39K	0.1u	819.7	806.5	819.7	833.3	822.3	825.3	
	20p	847.5	826.4	840.3	854.7	840.2	841.6	
	--	877.2	877.2	888.3	892.9	879.2	879.5	
36K	0.1u	892.9	892.9	909.1	925.9	910.3	912.6	
	20p	925.9	925.9	925.9	943.4	925.9	923.6	
	--	925.9	925.9	925.9	926.5	925.3	924.9	

VDD = 5V


R	C	S1	S2	S3	S4	S5	S6	Freq(unit)
20K	0.1u	1.724	1.695	1.695	1.695	1.696	1.680	MHz
	20p	1.754	1.786	1.754	1.786	1.754	1.756	
	--	1.754	1.768	1.754	1.755	1.757	1.749	
18K	0.1u	1.838	1.868	1.838	1.825	1.838	1.849	
	20p	1.838	1.880	1.825	1.852	1.827	1.852	
	--	1.923	1.887	1.852	1.856	1.889	1.880	
15K	0.1u	2.294	2.252	2.252	2.294	2.278	2.279	
	20p	2.315	2.315	2.294	2.305	2.306	2.310	
	--	2.358	2.358	2.404	2.427	2.419	2.506	
12K	0.1u	2.857	2.778	2.778	2.778	2.779	2.780	
	20p	2.941	2.941	2.941	2.875	2.942	2.941	
	--	3.030	3.001	2.941	2.948	2.990	2.967	
10K	0.1u	3.571	3.571	3.571	3.571	3.571	3.572	
	20p	3.571	3.571	3.571	3.571	3.570	3.573	
	--	3.676	3.371	3.676	3.623	3.684	3.668	
9.1K	0.1u	3.968	3.968	3.906	3.968	3.969	3.960	
	20p	3.968	4.032	3.968	3.968	3.967	3.969	
	--	4.032	3.968	3.968	3.970	3.971	3.973	
8.2K	0.1u	4.545	4.545	4.545	4.545	4.544	4.543	
	20p	4.348	4.545	4.545	4.545	4.546	4.547	
	--	4.629	4.630	4.630	4.808	4.630	4.631	
7.5K	0.1u	5.051	5	4.95	5.051	5.000	5.010	
	20p	5.051	5	5.102	5.012	5.107	5.016	
	--	4.902	4.091	5.000	4.909	4.903	4.905	
5.6K	0.1u	6.757	6.757	6.757	6.754	6.752	6.755	
	20p	6.944	6.944	6.944	7.143	6.950	6.955	
	--	6.757	6.757	6.759	6.754	6.755	6.757	

Notes:

1. No capacitor.
2. This frequency is unstable.

9. Part number Guide

TM58PC20A X XX X X




18 PIN SOP

Symbol	MIN	MAX
A	0.093	0.104
A1	0.004	0.012
D	0.447	0.463
E	0.291	0.299
H	0.394	0.419
L	0.016	0.050
θ°	0	8


UNIT:INCH

Note:
 1. JEDEC OUTLINE:MS-013 AB
 2. DIMENSIONS "D" DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS AND GATE BURRS SHALL NOT EXCEED .15mm(.006in) PER SIDE.
 3. DIMENSIONS "E" DOES NOT INCLUDE INTER-LEAD FLASH, OR PROTRUSIONS. INTER-LEAD FLASH AND PROTRUSIONS SHALL NOT EXCEED .25mm(.010in) PER SIDE.


18 PIN DIP




20 PIN SOP




28 PIN SOP



28 PIN SKDIP



28 PIN DIP



NOTES:

1. CONTROLLING DIMENSION : INCH
2. LEAD FRAME MATERIAL:ALLOY 42
3. DIMENSION "D" AND "E1" DOES NOT INCLUDE MOLD FLASH OR PROTRUSIONS.MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.010"[0.25mm].
4. DIMENSION "B1" DO NOT INCLUDE DAMBAR PROTRUSION.DAMBAR PROTRUSION SHALL NOT EXCEED 0.010"[0.25mm].
5. TOLERANCE: ± 0.010 " UNLESS OTHERWISE SPECIFIED.
6. OTHERWISE DIMENSION FOLLOW ACCEPTABLE SPEC.
- 7 REFERENCE DOCUMENT: JEDEC SPEC MO-015-AH.

SYMBOLS	DIMENSIONS IN MILLIMETERS			DIMENSIONS IN INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
A	---	---	5.59	---	---	0.220
A1	0.38	---	---	0.015	---	---
A2	3.71	3.91	4.11	0.146	0.154	0.162
B	0.36	0.46	0.56	0.014	0.018	0.022
B1	1.02	1.27	1.65	0.040	0.050	0.065
C	0.20	0.25	0.33	0.008	0.010	0.013
D	36.58	37.14	37.34	1.440	1.462	1.470
D1	0.13	---	---	0.005	---	---
E	15.24	---	15.88	0.600	---	0.625
E1	13.64	13.89	14.15	0.537	0.547	0.557
e	---	2.54	---	---	0.100	---
L	3.18	---	4.06	0.125	---	0.160
eB	15.88	---	16.89	0.625	---	0.665