



十速

# TM52F6224

## *DATA SHEET Rev 0.90*

*(Please read the precautions on the second page before use)*

**tenx** reserves the right to change or discontinue the manual and online documentation to this product herein to improve reliability, function or design without further notice. **tenx** does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. **tenx** products are not designed, intended, or authorized for use in life support appliances, devices, or systems. If Buyer purchases or uses **tenx** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **tenx** and its officers, employees, subsidiaries, affiliates and distributors harmless against all claims, cost, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use even if such claim alleges that **tenx** was negligent regarding the design or manufacture of the part.

---



## PRECAUTIONS

1. Chip cannot enter Halt/Stop Mode if INTn pin is low and wakeup is enabled. (INTn=0 and EXn=1, n=0~1)

## AMENDMENT HISTORY

<b>Version</b>	<b>Date</b>	<b>Description</b>
V0.90	Jun, 2026	New Release

# CONTENTS

<b>PRECAUTIONS</b> .....	<b>2</b>
<b>AMENDMENT HISTORY</b> .....	<b>3</b>
<b>GENERAL DESCRIPTION</b> .....	<b>6</b>
<b>FEATURES</b> .....	<b>7</b>
<b>PIN ASSIGNMENT</b> .....	<b>10</b>
<b>PIN DESCRIPTION</b> .....	<b>11</b>
<b>PIN SUMMERY</b> .....	<b>12</b>
<b>FUNCTIONAL DESCRIPTION</b> .....	<b>13</b>
1. CPU Core .....	13
1.1 Accumulator (ACC) .....	13
1.2 B Register (B).....	13
1.3 Stack Pointer (SP) .....	14
1.4 Dual Data Pointer (DPTRs).....	14
1.5 Program Status Word (PSW) .....	15
2. Memory.....	16
2.1 Program Memory .....	16
2.2 Information Memory .....	19
2.3 Data Memory.....	22
3. LVR and LVD setting.....	25
4. Reset.....	29
4.1 Power on Reset (POR) .....	29
4.2 External Pin Reset (XRST) .....	29
4.3 Software Command Reset (SWRST) .....	29
4.4 Watchdog Timer Reset (WDTR) .....	29
4.5 Low Voltage Reset (LVR) .....	29
5. Clock Circuitry & Operation Mode .....	32
5.1 System Clock.....	32
5.2 Operation Modes .....	34
6. Interrupt & Wake-up.....	36
6.1 Interrupt Enable and Priority Control.....	37
6.2 Suggestions on interrupting subroutines .....	37
6.3 Pin Interrupt and LVD interrupt.....	40
6.4 Idle mode Wake up and Interrupt.....	43
6.5 Halt/Stop mode Wake up and Interrupt.....	43
7. I/O Ports .....	45
7.1 Port0~Port 3 Mode (PINMODE) .....	45
8. Timers .....	52
8.1 Timer0/1 .....	52


8.2	Timer2 .....	54
8.3	Timer3 .....	56
9.	UART.....	57
10.	PWMs .....	59
10.1	PWM0 .....	60
10.2	PWM1~PWM6.....	62
11.	ADC .....	67
11.1	ADC Channels.....	68
11.2	ADC Conversion Time.....	69
12.	Comparator (CMP) .....	71
12.1	PWM triggers CMP .....	71
13.	S/W Controller LCD Driver.....	75
14.	In Circuit Emulation (ICE) Mode .....	77
<b>SFR &amp; CFGW Map .....</b>		<b>78</b>
<b>SFR &amp; CFGW DESCRIPTION.....</b>		<b>81</b>
<b>INSTRUCTION SET .....</b>		<b>91</b>
<b>ELECTRICAL CHARACTERISTICS .....</b>		<b>94</b>
1.	Absolute Maximum Ratings .....	94
2.	DC Characteristics .....	94
3.	Clock Timing .....	95
4.	Reset Timing Characteristics .....	95
5.	LVR Electrical Characteristics .....	95
6.	LVD Electrical Characteristics .....	96
7.	ADC Electrical Characteristics .....	96
8.	CMP Characteristics .....	97
9.	Characteristic Graphs.....	98
<b>Package and Dice Information.....</b>		<b>102</b>

## GENERAL DESCRIPTION

TM52<sub>series</sub> F6224 are versions of a new, fast 8051 architecture for an 8-bit microcontroller single chip with an instruction set fully compatible with industry standard 8051, and retains most 8051 peripheral's functional block. Typically, the TM52 executes instructions six times faster than the standard 8051 architecture.

The TM52F6224 provides improved performance, lower cost and fast time-to-market by integrating features on the chip, including 16K Bytes Flash program memory, 768 Bytes SRAM, Low Voltage Reset (LVR), Low Voltage Detector (LVD), dual clock power saving operation mode, 8051 standard Timer0/1/2, real time clock Timer3, 22+2 channels 12-bit A/D Converter, 1 set 16-bit PWM0 and 6 sets 8-bit PWM1~6, S/W control 1/2 bias LCD COM, Comparator with 5-bit D/A converter, UART interface, and Watch Dog Timer. It's a high reliability and low power consumption feature can be widely applied in consumer and home appliance products.

### TM52<sub>series</sub> F6224



## FEATURES

### 1. Standard 8051 Instruction set, fast machine cycle

- Executes instructions six times faster than the standard 8051.

### 2. Flash Program Memory

- 16K Bytes Flash program memory
- Support “In Circuit Programming” (ICP) or “In System Programming” (ISP) for the Flash code
- Byte Write “In Application Programming” (IAP) mode
- Code Protection Capability
- 10K erase times at least
- 10 years data retention at least

### 3. Total 768 Bytes SRAM (IRAM + XRAM)

- 256 Bytes IRAM in the 8051 internal data memory area
- 512 Bytes XRAM in the 8051 external data memory area (accessed by MOVX Instruction)

### 4. Three System Clock type selections

- Fast clock from Internal RC (FRC , 18.432 MHz) (trim 7-bit)
- Slow clock: 32768Hz Crystal (SXT)
- Slow clock from Internal RC (SRC, 65 KHz)
- System Clock can be divided by 1/2/4/16 option

### 5. 8051 Standard Timer – Timer0/1/2

- 16-bit Timer0
- 16-bit Timer1
- 16-bit Timer2

### 6. 16-bit Timer3

- Clock source is SXTor SRC62K clock or FRC/512
- with reload function
- with clear and hold function

### 7. UART

- supports only Mode1 and Mode3
- Additional Baud Rate generator option
- With UART pin select option

## 8. 1 set 16-bit PWM and 6 sets 8-bit PWM

### 【16-bit PWM0 P+N】

- with period-adjustment/buffer-reload/clear and hold function
- Non-overlap durations adjustable
- FRC\*2 (36.864MHz), FRC (18.432MHz) , FRC/256(72KHz) or system clock source selectable

### 【8-bit PWM1~6】

- share PWM1 period, independent duty
- with period-adjustment/buffer-reload/clear and hold function
- FRC\*2 (36.864MHz), FRC (18.432MHz) , FRC/256(72KHz) or system clock source selectable
- with clock prescaler 1/2/4/8/16/32/64/128 option

## 9. 12-bit ADC with 22 channels External Pin Input and 2 channels Internal Reference Voltage

- Internal Reference Voltage (VBG):  $1.18V \pm 1\%$  @  $V_{CC} = 5V \sim 3V$ ,  $25^{\circ}C$
- Internal Reference Voltage:  $V_{CC}/4$
- ADC reference voltage:  $V_{CC}$  or  $V_{REF}$  (1.18V/2.0V/3.0V/4.0V)

## 10. LCD drives

- Software control SC00~SC05, SC10~SC17, SC30~SC37 (up to 22 pins).
- 1/2 LCD Bias

## 11. Comparator (CMP)

- Positive input selection is the same as ADC channel selection.
- with 5-bit DAC for the negative input of CMP
- DAC reference voltage:  $V_{CC}$

## 12. 12 Sources, 4-level priority Interrupt

- Timer0/Timer1/Timer2/Timer3 Interrupt
- INT0/INT1 pin Falling-Edge/Low-Level Interrupt
- Port0/1/3 Pin Change Interrupt
- UART TX/RX Interrupt
- ADC Interrupt
- LVD Interrupt
- CMP Interrupt
- PWM0/PWM1 Interrupt

## 13. Pin Interrupt can Wake up CPU from Halt/Stop mode

- P3.2/P3.3 (INT0/INT1) Interrupt & Wake-up
- Each Port0/1/2/3 pin can be defined as Interrupt & Wake-up pin (by pin change)  
P3.2 allows setting level edge variation/falling edge variation/rising edge variation.

*Note: Chip cannot enter Halt/Stop mode if  $INTn$  pin is low and wakeup is enabled. ( $INTn=0$  and  $EXn=1$ ,  $n=0\sim 1$ )*

## 14. Max. 22 Programmable I/O pins

- CMOS Output
- Open-Drain Output
- Schmitt Trigger Input
- Pin Pull-up can be Enabled or Disabled

#### 15. Independent RC Oscillating Watch Dog Timer

- 528ms/264ms/132ms/66ms selectable WDT timeout options

#### 16. Five types Reset

- Power on Reset
- Selectable External Pin Reset
- Selectable Watch Dog Reset
- Software Command Reset
- Selectable Low Voltage Reset

#### 17. 15-level Low Voltage Reset (LVR)

- 1.80V / 1.95V / 2.10V / 2.25V / 2.35V / 2.50V / 2.65V / 2.80V / 2.95V / 3.10V / 3.20V / 3.35V / 3.50V / 3.65V / 3.80V

#### 18. 16-level Low Voltage Detect (LVD)

- 1.95V / 2.10V / 2.20V / 2.35V / 2.50V / 2.60V / 2.75V / 2.90V / 3.05V / 3.20V / 3.35V / 3.45V / 3.60V / 3.75V / 3.90V / 4.05V

#### 19. Five Power Operation Modes

- Fast/Slow/Idle/Halt/Stop mode

#### 20. Operating Voltage and Current

- $V_{CC} = 1.3V \sim 5.5V$
- $I_{CC} = 5.4mA$  @Fast mode, FRC=18.432MHz,  $V_{CC}=5V$
- $I_{CC} = 3.8mA$  @Fast mode, FRC=9.216MHz,  $V_{CC}=5V$
- $I_{CC} = 14\mu A$  @Idle mode, PWRSV=1,  $V_{CC}=5V$
- $I_{CC} = 7.1\mu A$  @Halt mode, PWRSV=1,  $V_{CC}=5V$
- $I_{CC} = 3.5\mu A$  @Stop mode, PWRSV=1,  $V_{CC}=5V$  (POR 1.70V on)
- Operating temperature range  $-40^{\circ}C \sim +105^{\circ}C$

#### 21. On-chip Debug/ICE / programming interface


- Use P3.0/P3.1 pin or P0.0/P0.1 pin
- Share with ICP programming pin
- Mass production writer only supports P3.0/P3.1

#### 22. Package Types

- 24-pin SSOP (150 mil), 24-pin QFN (3x3x0.75 mm) (L=0.3 mm)

## PIN ASSIGNMENT

\*For low-power applications, all digital I/O (including unpinned or unused) avoids setting high resistance states.



**PIN DESCRIPTION**

Name	In/Out	Pin Description
P3.0~P3.7 P1.0~P1.7 P0.0~P0.7	I/O	Bit-programmable I/O port for Schmitt-trigger input, CMOS push-pull output or "open-drain" output. Pull-up resistors are assignable by software. These pin's level change can interrupt/wake up CPU from Idle/Halt/Stop mode.
INT0, INT1	I	External low level or falling edge Interrupt input, Idle/Halt/Stop mode wake up input.
T0, T1, T2	I	Timer0, Timer1, Timer2 event count pin input
T2EX	I	Timer2 external trigger input
CKO	O	System Clock divided by 2 output
VBGO	O	Bandgap voltage output
PWM0N, PWM0P	O	16-bit PWM0 dead-zone complementary output
PWM1~PWM6	O	8-bit PWM1~6 output shares period with PWM1
SC00~SC05 SC10~SC17 SC30~SC37	O	The pull-up resistor and pull-down resistor are turned on at the same time as LCD COM 1/2 bias output
AD0~AD23	O	ADC / Comparator positive input
CMPO	O	Comparator output
RXD	I	UART Mode1/3 receive data
TXD	O	UART Mode1/3 transmit data
PSCL0	I	Clock for programmer/emulation
PSDA0	I/O	Data for programmer/emulation
PSCL1	I	Clock for emulation
PSDA1	I/O	Data for emulation
RSTn	I	External active low reset input with pull-up resistor
XI, XO	I	Crystal/Resonator oscillator input for System clock
VCC, VSS	P	Power input pin and ground

**PIN SUMMERY**

Pin number		Pin Name	Type	Initial State	Input				Output		Alternative Function					MISC	
SSOP24	QFN-24				Pull-up Control	Pull-down Control	Wake up	Ext. Interrupt	CMOS Push-Pull	Open Drain	ADC	LCD	UART	PWM	CMP		Timer
1	22	CKO/SC14/PWM1/AD0/P1.4	I/O	Hi-Z	•	•	•	•	•	•	•	•	•	•	•	•	CKO
2	23	SC15/PWM0N/AD1/P1.5	I/O	Hi-Z	•	•	•	•	•	•	•	•	•	•	•	•	
3	24	PSCL0/SC30/TXD/RXD/PWM4/AD2/P3.0	I/O	Hi-Z	•	•	•	•	•	•	•	•	•	•	•	•	PSCL
4	1	PSDA0/SC31/TXD/RXD/PWM0P/AD3/P3.1	I/O	Hi-Z	•	•	•	•	•	•	•	•	•	•	•	•	PSDA
5	2	SC16/PWM5/AD4/P1.6	I/O	Hi-Z	•	•	•	•	•	•	•	•	•	•	•	•	
6	3	SC17/PWM6/AD5/P1.7	I/O	Hi-Z	•	•	•	•	•	•	•	•	•	•	•	•	
7	4	INT0/VBGO/SC32/PWM0N/AD6/P3.2	I/O	Hi-Z	•	•	•	•	•	•	•	•	•	•	•	•	VBGO
8	5	INT1/SC33/PWM0P/AD7/P3.3	I/O	Hi-Z	•	•	•	•	•	•	•	•	•	•	•	•	
9	6	VSS	P														
10	7	VCC	P														
11	8	PSCL1/SC00/TXD/RXD/PWM0N/AD8/P0.0	I/O	Hi-Z	•	•	•	•	•	•	•	•	•	•	•	•	PSCL
12	9	PSDA1/SC01/TXD/RXD /PWM0P/AD9/P0.1	I/O	Hi-Z	•	•	•	•	•	•	•	•	•	•	•	•	PSDA
13	10	SC02/TXD/RXD/PWM5/AD10/P0.2	I/O	Hi-Z	•	•	•	•	•	•	•	•	•	•	•	•	
14	11	XI/SC04/PWM3/AD12/P0.4	I/O	Hi-Z	•	•	•	•	•	•	•	•	•	•	•	•	Crystal
15	12	XO/SC05/PWM2/AD13/P0.5	I/O	Hi-Z	•	•	•	•	•	•	•	•	•	•	•	•	Crystal
16	13	SC03/TXD/RXD/PWM4/AD11/P0.3	I/O	Hi-Z	•	•	•	•	•	•	•	•	•	•	•	•	
17	14	RSTn/SC37/PWM1/AD15/P3.7	I/O	Hi-Z	•	•	•	•	•	•	•	•	•	•	•	•	Reset
18	15	CMPO/SC36/TXD/RXD/PWM0P/AD16/P3.6	I/O	Hi-Z	•	•	•	•	•	•	•	•	•	•	•	•	
19	16	T1/SC35/TXD/RXD/PWM0N/AD17/P3.5	I/O	Hi-Z	•	•	•	•	•	•	•	•	•	•	•	•	
20	17	T0/SC34/PWM6/AD19/P3.4	I/O	Hi-Z	•	•	•	•	•	•	•	•	•	•	•	•	
21	18	T2/SC10/PWM5/AD20/P1.0	I/O	Hi-Z	•	•	•	•	•	•	•	•	•	•	•	•	
22	19	T2EX/SC11/PWM4/AD21/P1.1	I/O	Hi-Z	•	•	•	•	•	•	•	•	•	•	•	•	
23	20	SC12/PWM3/AD22/P1.2	I/O	Hi-Z	•	•	•	•	•	•	•	•	•	•	•	•	
24	21	SC13/PWM2/AD23/P1.3	I/O	Hi-Z	•	•	•	•	•	•	•	•	•	•	•	•	

## FUNCTIONAL DESCRIPTION

### 1. CPU Core

In the 8051 architecture, the C programming language is used as a development platform. The TM52 device features a fast 8051 core in a highly integrated microcontroller, allowing designers to be able to achieve improved performance compared to a classic 8051 device. TM52 series microcontrollers provide a complete binary code with standard 8051 instruction set compatibility, ensuring an easy migration path to accelerate the development speed of system products. The CPU core includes an ALU, a program status word (PSW), an accumulator (ACC), a B register, a stack point (SP), DPTRs, a program counter, an instruction decoder, and core special function registers (SFRs).

#### 1.1 Accumulator (ACC)

This register provides one of the operands for most ALU operations. Accumulators are generally referred to as A or Acc and sometimes referred to as Register A. In this document, the accumulator is represented as “A” or “ACC” including the instruction table. The accumulator, as its name suggests, is used as a general register to accumulate the intermediate results of a large number of instructions. The accumulator is the most important and frequently used register to complete arithmetic and logical operations. It holds the intermediate results of most arithmetic and logic operations and assists in data transportation.

SFR E0h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>ACC</b>	ACC.7	ACC.6	ACC.5	ACC.4	ACC.3	ACC.2	ACC.1	ACC.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

E0h.7~0 **ACC**: Accumulator

#### 1.2 B Register (B)

The “B” register is very similar to the ACC and may hold a 1 Byte value. This register provides the second operand for multiply or divide instructions. Otherwise, it may be used as a scratch pad register. The B register is only used by two 8051 instructions, MUL and DIV. When A is to be multiplied or divided by another number, the other number is stored in B. For MUL and DIV instructions, it is necessary that the two operands are in A and B.

ex: DIV AB

When this instruction is executed, data inside A and B are divided, and the answer is stored in A.

SFR F0h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>B</b>	B.7	B.6	B.5	B.4	B.3	B.2	B.1	B.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

F0h.7~0 **B**: B register

### 1.3 Stack Pointer (SP)

The SP register contains the Stack Pointer. The Stack Pointer is used to load the program counter into memory during LCALL and ACALL instructions and is used to retrieve the program counter from memory in RET and RETI instructions. The stack may also be saved or loaded using PUSH and POP instructions, which also increment and decrement the Stack Pointer.

SFR 81h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>SP</b>	SP							
R/W	R/W							
Reset	0	0	0	0	0	1	1	1

81h.7~0 **SP:** Stack Point

### 1.4 Dual Data Pointer (DPTRs)

TM52 device has two DPTRs, which share the same SFR address. Each DPTR is 16 bits in size and consists of two registers: the DPTR high byte (DPH) and the DPTR low byte (DPL). The DPTR is used for 16-bit-address external memory accesses, for offset code byte fetches, and for offset program jumps. Setting the DPSEL control bit allows the program code to switch between the two physical DPTRs.

SFR 82h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>DPL</b>	DPL							
R/W	R/W							
Reset	0	0	0	0	0	0	0	0

82h.7~0 **DPL:** Data Point low byte

SFR 83h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>DPH</b>	DPH							
R/W	R/W							
Reset	0	0	0	0	0	0	0	0

83h.7~0 **DPH:** Data Point high byte

SFR F8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>AUX1</b>	CLRWDT	CLRTM3	–	ADSOC	CLRPWM0	CLRPWM1	–	DPSEL
R/W	R/W	R/W	–	R/W	R/W	R/W	–	R/W
Reset	0	0	–	0	1	1	–	0

F8h.0 **DPSEL:** Active DPTR Select

1.5 Program Status Word (PSW)


This register contains status information resulting from CPU and ALU operations. The instructions that affect the PSW are listed below.

Instruction	Flag			Instruction	Flag		
	C	OV	AC		C	OV	AC
ADD	X	X	X	CLR C	0		
ADDC	X	X	X	CPL C	X		
SUBB	X	X	X	ANL C, bit	X		
MUL	0	X		ANL C, /bit	X		
DIV	0	X		ORL C, bit	X		
DA	X			ORL C, /bit	X		
RRC	X			MOV C, bit	X		
RLC	X			CJNE	X		
SETB C	1						

A “0” means the flag is always cleared, a “1” means the flag is always set and an “X” means that the state of the flag depends on the result of the operation.

SFR D0h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PSW	CY	AC	F0	RS1	RS0	OV	F1	P
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

- D0h.7 **CY**: ALU carry flag
- D0h.6 **AC**: ALU auxiliary carry flag
- D0h.5 **F0**: General purpose user-definable flag
- D0h.4~3 **RS1, RS0**: The contents of (RS1, RS0) enable the working register banks as:
  - 00: Bank 0 (00h~07h)
  - 01: Bank 1 (08h~0Fh)
  - 10: Bank 2 (10h~17h)
  - 11: Bank 3 (18h~1Fh)
- D0h.2 **OV**: ALU overflow flag
- D0h.1 **F1**: General purpose user-definable flag
- D0h.0 **P**: Parity flag. Set/cleared by hardware each instruction cycle to indicate odd/even number of “one” bits in the accumulator.




## 2. Memory

### 2.1 Program Memory

The Chip has a 16K Bytes Flash program memory which can support In Circuit Programming (ICP), In Application Programming (IAP) and In System Programming (ISP) function modes. The Flash write endurance is at least 100 cycles. The program memory address continuous space (0000h~3FFFh) is partitioned to several sectors for device operation.

#### 2.1.1 Program Memory Functional Partition

The last 16 bytes (3FF0h~3FFFh) of program memory is defined as chip Configuration Word (CFGW), which is loaded into the device control registers upon power on reset (POR). The 0000h~007Fh is occupied by Reset/Interrupt vectors as standard 8051 definition. In the in-circuit emulation (ICE) mode, user also needs to reserve the address space 2D00h~2FFFh for ICE System communication.



Program Memory Partition

### 2.1.2 Flash ICP Mode

The Flash memory can be programmed by the tenx proprietary writer, which needs at least four wires (VCC, VSS, P3.0 and P3.1) to connect to this chip. If user wants to program the Flash memory on the target circuit board (In Circuit Program, ICP), these pins must be reserved sufficient freedom to be connected to the Writer.

Writer wire number	Pin connection
4-Wire	VCC, VSS, P3.0, P3.1

### 2.1.3 Flash IAP Mode

This chip has “In Application Program” (IAP) capability, which allows software to read/write data from/to the Flash memory during CPU run time. The IAP function is byte writable, meaning that the chip does not need to erase one Flash page before write. The available IAP data space is 240 Bytes after chip reset, and can be re-defined by the “IAPALL” control register as shown below.

16K Bytes Flash Program memory		Flash memory	IAPALL	MOVC Accessible	MOVX (IAP) Accessible
0000h	IAP-All area	0000h~3EFFh	0	Yes	No
3EFFh			1	Yes	Yes
3F00h	IAP-Free area	3F00h~3FEFh	X	Yes	Yes
3FEFh	CFGW area	3FF0h~3FF7h	X	Yes	Yes
3FF0h		3FF8h~3FFEh	0	Yes	No
			1	Yes	Yes
3FFFh		3FFFh	X	Yes	No

In IAP mode, the program Flash memory is separated into three sectors: IAP-All area, IAP-Free area, and CFGW area. These three sectors are regulated differently.

The **IAP-All area** is protected by the IAPALL register to prevent IAP mode from writing application data to the program area, resulting in a program code error that cannot be repaired. The size of this area is 16128 Bytes. Enabling IAPALL requires writing 65h to SFR SWCMD 97h to set the IAPALL control flag. Then, software can use MOVX instructions to write application data to flash memory from 0000h to 3EFFh. If user wants to disable IAPALL function, user can write other values to SFR SWCMD 97h to clear the IAPALL control flag. User must be careful not to overwrite program code which is already resided on the same Flash memory area.

The **IAP-Free area** has no control bit to protect. It can be used to reliably store system application data that needs to be programmed once or periodically during system operation. Other areas of Flash memory can be used to store data, but this area is usually better. The size of this area is 240 Bytes, equivalent to an EEPROM, and Flash memory can provide byte access to read and write commands.

The **CFGW area** has 3 data bytes (CFGWH, CFGWL and CFGBG), which is located at the last 16 addresses of Flash memory. The CFGWH is not accessible to IAP, while the CFGWL and CFGBG can be read or written by IAP in case the IAPALL flag is set. CFGWL is copied to the SFR F6h and CFGBG is copied to the SFR F5h after power on reset, software then take over CFGWL's and CFGBG's control capability by modifying the SFR F6h and F5h.

#### 2.1.4 IAP Mode Access Routines

**Flash IAP Write** is simply achieved by a “MOVX @DPTR, A” instruction while the DPTR contains the target Flash address (0000h~3FFEh), and the ACC contains the data being written. The chip accepts IAP write command only when IAPWE=1. Flash IAP writing one byte requires approximately 1 ms @V<sub>CC</sub>=5.0V. Meanwhile, the CPU stays in a waiting state, but all peripheral modules (Timers, LED, and others) continue running during the writing time. The software must handle the pending interrupts after an IAP write. The chip has a build-in IAP Time-out function for escaping write fail state. Flash IAP writing needs setting the system clock to FRC/2 (or slower) and V<sub>CC</sub>>3.0V, and disabling WDT, LVR, and interrupts to avoid accidental writing.

Because the Program memory and the IAP data space share the same entity, a **Flash IAP Read** can be performed by the “MOVX A, @DPTR” or “MOVC” instruction as long as the target address points to the 0000h~3FFEh area. A Flash IAP read does not require extra CPU wait time.

```

; IAP example code (ASM)
; need 3.0V < VCC < 5.5V
ANL     AUX2, #3Fh           ; Disable WDT
ORL     AUX2, #02h          ; IAP Time-Out function enable
ORL     LVRCON,#10h         ; Disable LVR
CLR     EA                   ; Disable Interrupt
MOV     DPTR, #3F00h        ; DPTR=3F00h=target IAP address
MOV     A, #5Ah             ; A=5Ah=target IAP write data
MOV     IAPCON, #47h        ; IAP write enable
MOVX    @DPTR, A            ; Flash[3F00h] =5Ah, after IAP write
                               ; 1ms~2ms H/W writing time, CPU wait
MOV     IAPCON, #00h        ; IAP write disable, immediately after IAP write
CLR     A                    ; A=0
MOVX    A, @DPTR            ; A=5Ah
CLR     A                    ; A=0
MOVC    A, @A+DPTR          ; A=5Ah

```

```

; IAP example code (C)
; need 3.0V < VCC < 5.5V
unsigned char xdata *pPROM
unsigned char code *pCODE

```

```

EA = 0; // Disable Interrupt
IAPALL = 0x65;
IAPCON = 0x47;
pPROM = 0x2002
*pPROM = wData; // write data into ROM (0x2002)
IAPCON = 0x00;
IAPALL = 0x00;
pCODE = 0x2002
rDATA = *pCODE; // read data from ROM (2002)

```

SFR 97h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>SWCMD</b>	IAPALL/SWRST							
R/W	W							
Reset	-							

97h.7~0 **IAPALL (W):**  
Write 65h to set IAPALL flag. Write other value to clear IAPALL flag.

SFR 97h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>SWCMD</b>	-						WDTO	IAPALL
R/W	R						R	R
Reset	0						0	0

97h.0 **IAPALL (R):** Flag indicates Flash can be written by IAP or not  
0: Flash IAP disable  
1: Flash IAP enable

SFR C9h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>IAPCON</b>	IAPCON							
R/W	W							
Reset	-	-	-	-	-	-	-	-

C9h.7~0 **IAPCON (W):**  
Write 47h or 74h to set IAPWE flag; Write 47h can write 1 byte at once, write 74h can write 2 bytes at once. Write other value to clear IAPWE flag. It is recommended to clear it immediately after IAP write.  
Write A1h to set INFOWE flag; write other value to clear INFOWE flag. It is recommended to clear it immediately after IAP write.

SFR C9h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>IAPCON</b>	IAPWE	IAPTO	-	INFOWE	-	-	-	-
R/W	R	R	-	R	-	-	-	-
Reset	0	0	-	0	-	-	-	-

C9h.7 **IAPWE (R):** Flag indicates Flash memory can be written by IAP or not  
0: IAP Write disable  
1: IAP Write enable  
C9h.6 **IAPTO (R):** Time-Out flag of IAP write/INFO write. Set by H/W when IAP or INFO writes Time-out occurs. Cleared this flag by H/W when IAPWE=0 or INFOWE=0.

SFR F7h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>AUX2</b>	WDTE		PWRSVAV	VBGOUT	-	IAPTE		-
R/W	R/W	R/W	R/W	R/W	-	R/W		-
Reset	0	0	0	0	-	1	1	-

F7h.2~1 **IAPTE:**IAP write / INFO write watchdog timer enable  
00: Disable  
01: wait 2ms trigger watchdog time-out flag, and escape the write fail state  
10: wait 4ms trigger watchdog time-out flag, and escape the write fail state  
11: wait 16ms trigger watchdog time-out flag, and escape the write fail state

### 2.1.5 Flash ISP Mode

The “In System Programming” (ISP) usage is similar to IAP, except the purpose is to refresh the Program code. User can use UART or other method to get new Program code from external host, then writes code as the same way as IAP. ISP operation is complicated; basically it needs to assign a Boot code area to the Flash which does not change during the ISP process.


## 2.2 Information Memory

The Chip has a 64 bytes Information memory. The Information memory address continuous space (E500h~E53Fh) is partitioned to several sectors for device operation.

Chip Info area is tenx reserved defined as production information, such as ID, Special Regulations, Code Num, checksum. BOOT Info area allow IAP write, user can store new checksum code in this area after Flash IAP.

To use IAP function, user need to meet the following conditions:

1. Only BOOT Info Area(E530h~E53Fh) can be written by IAP.
2. Set INFOWE=1.



#### Info ROM partition

**Info ROM IAP Write** is simply achieved by a “MOVX @DPTR, A” instruction while the DPTR contains the target Flash address, and the ACC contains the data being written. Flash writing requires approximately 0.6 ms @V<sub>CC</sub>=3.0V~5.5V, VCC capacitance greater than 220uF. During the period of IAP, the CPU stays in a waiting state, but all peripheral modules continue running during the writing time. The software must handle the pending interrupts after an IAP write. The chip has a build-in write Time-out function selected by IAPTE (F7h.2~1) to escape write fail state.

**Info ROM IAP Read** only can be performed by the “MOVX” instruction as long as the target address points to the E530h~E53Fh area. An Info ROM IAP read does not require extra CPU wait time.

Info ROM IAP Example:

; need 3.0V < V<sub>CC</sub> < 5.5V

```

ANL    AUX2, #3Fh           ; Disable WDT
ORL    AUX2, #04h          ; IAP Time-Out function select
MOV    DPTR, #E530h        ; DPTR=E530h=target IAP address
CLR    EA                  ; Disable Interrupt
ORL    LVRCON, #10h        ; Disable LVR
MOV    A, #5Ah             ; A=5Ah=target IAP write data
MOV    IAPCON, #A1h        ; Info ROM IAP write enable.
MOVX   @DPTR, A            ; IAP Write Info ROM
                                ; Info ROM[E530h]=5Ah after IAP write
MOV    IAPCON, #00h        ; IAP write disable, immediately after IAP write
ANL    PWRCON, #7Fh        ; IVC Enable
MOVX   A, @DPTR            ; Read Info ROM.  A=5Ah
    
```

SFR C9h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>IAPCON</b>	IAPCON							
R/W	W							
Reset	–	–	–	–	–	–	–	–

**C9h.7~0 IAPCON (W):**

Write 47h or 74h to set IAPWE flag; Write 47h can write 1 byte at once, write 74h can write 2 bytes at once. Write other value to clear IAPWE flag. It is recommended to clear it immediately after IAP write.

Write A1h to set INFOWE flag; write other value to clear INFOWE flag. It is recommended to clear it immediately after IAP write.

SFR C9h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>IAPCON</b>	IAPWE	IAPTO	–	INFOWE	–	–	–	–
R/W	R	R	–	R	–	–	–	–
Reset	0	0	–	0	–	–	–	–

**C9h.6 IAPTO (R):** Time-Out flag of IAP write/ INFO write. Set by H/W when IAP or INFO write Time-out occurs. Cleared this flag by H/W when IAPWE=0 or INFOWE=0.

**C9h.4 INFOWE (R):** Flag indicates INFO memory can be written by IAP or not

0: INFO IAP Write disable

1: INFO IAP Write enable

SFR F7h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>AUX2</b>	WDTE		PWRSVAV	VBGOUT	–	IAPTE		–
R/W	R/W	R/W	R/W	R/W	–	R/W		–
Reset	0	0	0	0	–	1	1	–

**F7h.2~1 IAPTE:**IAP write / INFO write watchdog timer enable

00: Disable


01: wait 2ms trigger watchdog time-out flag, and escape the write fail state

10: wait 4ms trigger watchdog time-out flag, and escape the write fail state

11: wait 16ms trigger watchdog time-out flag, and escape the write fail state

### 2.3 Data Memory

As the standard 8051, the Chip has both Internal and External Data Memory space. The Internal Data Memory space consists of 256 Bytes IRAM and SFRs, which are accessible through a rich instruction set. The External Data Memory space consists of 512 Bytes XRAM, 16 Bytes INFO ROM and IAP Flash, which can be only accessed by MOVX instruction.



### 2.5.1 IRAM


IRAM is located in the 8051 internal data memory space. The whole 256 Bytes IRAM are accessible using indirect addressing but only the lower 128 Bytes are accessible using direct addressing. There are four directly addressable register banks (switching by PSW), which occupy IRAM space from 00h to 1Fh. The address 20h to 2Fh 16 Bytes IRAM space is bit-addressable. IRAM can be used as scratch pad registers or program stack.

### 2.5.2 XRAM

XRAM is located in the 8051 external data memory space (address from FE00h to FFFFh). The 512 Bytes XRAM can be only accessed by “MOVX” instruction.

### 2.5.3 SFRs

All peripheral functional modules such as I/O ports, Timers and UART operations for the chip are accessed via Special Function Registers (SFRs). These registers occupy upper 128 Bytes of direct Data Memory space locations in the range 80h to FFh. There are 14 bit-addressable SFRs (which means that eight individual bits inside a single byte are addressable), such as ACC, B register, PSW, TCON, SCON, and others. The remaining SFRs are only byte addressable. SFRs provide control and data exchange with the resources and peripherals of the Chip. The TM52 series of microcontrollers provides complete binary code with standard 8051 instruction set compatibility. Beside the standard 8051 SFRs, the Chip implements additional SFRs used to configure and access subsystems such as the ADC/PWM/CMP..., which are unique to the Chip.



	8/0	9/1	A/2	B/3	C/4	D/5	E/6	F/7
F8h	AUX1							
F0h	B				TESTMODE	CFGBG1	CFGWL	AUX2
E8h							PWM5D	AUX3
E0h	ACC		PWM4D	LVRCON	LVDCON	EFTCON		
D8h	CLKCON	PWM0PRDH	PWM0PRDL		PWM1PRD		PWM3D	UARTBRP
D0h	PSW	PWM0MDH	PWM0MDL		PWM1D		PWM2D	TM3RLD
C8h	T2CON	IAPCON	RCP2L	RCP2H	TL2	TH2		
C0h					LVDDT	DACTL	CMPCON	
B8h	IP	IPH	IP1	IP1H				
B0h	P3			PWMTGCTL	DLYCNT		PWM6D	
A8h	IE	INTE1	ADCDL	ADCDH			ADCHSEL	PWMCON2
A0h	P2	PWMCON	P3MOD10	P3MOD32	P3MOD54	P3MOD76	PINMOD	UARTCON
98h	SCON	SBUF	P1MOD10	P1MOD32	P1MOD54	P1MOD76		
90h	P1	P0MOD10	P0MOD32	P0MOD54	OPTION	INTFLG		SWCMD
88h	TCON	TMOD	TL0	TL1	TH0	TH1		
80h	P0	SP	DPL	DPH	INTE2	INTFLG2		PCON

SFR table

### 3. LVR and LVD setting

The Chip provides LVR function. There are 15-level LVR can be selected by LVRCON The SFR PWRSAV and LVRPD bits also affect LVR function as tables below.

Operation Mode	SFR			LVR	Function	Note
	LVRPD	PWRSAV	LVRSEL			
Fast Slow	0	X	0000	ON	-	Shall not be used
	0	X	0001	ON	LV Reset 1.85V	
	0	X	0010	ON	LV Reset 2.00V	
	0	X	0011	ON	LV Reset 2.15V	
	0	X	0100	ON	LV Reset 2.30V	
	0	X	0101	ON	LV Reset 2.45V	
	0	X	0110	ON	LV Reset 2.60V	
	0	X	0111	ON	LV Reset 2.75V	
	0	X	1000	ON	LV Reset 2.90V	
	0	X	1001	ON	LV Reset 3.05V	
	0	X	1010	ON	LV Reset 3.20V	
	0	X	1011	ON	LV Reset 3.35V	
	0	X	1100	ON	LV Reset 3.50V	
	0	X	1101	ON	LV Reset 3.65V	
	0	X	1110	ON	LV Reset 3.80V	
0	X	1111	ON	LV Reset 3.95V		
Idle Stop Halt	0	0	0000	ON	-	Shall not be used
	0	0	0001	ON	LV Reset 1.85V	
	0	0	0010	ON	LV Reset 2.00V	
	0	0	0011	ON	LV Reset 2.15V	
	0	0	0100	ON	LV Reset 2.30V	
	0	0	0101	ON	LV Reset 2.45V	
	0	0	0110	ON	LV Reset 2.60V	
	0	0	0111	ON	LV Reset 2.75V	
	0	0	1000	ON	LV Reset 2.90V	
	0	0	1001	ON	LV Reset 3.05V	
	0	0	1010	ON	LV Reset 3.20V	
	0	0	1011	ON	LV Reset 3.35V	
	0	0	1100	ON	LV Reset 3.50V	
	0	0	1101	ON	LV Reset 3.65V	
	0	0	1110	ON	LV Reset 3.80V	
0	0	1111	ON	LV Reset 3.95V		
Idle	0	1	XXXX	ON	Disable LVR Enable POR 1.70V	
Stop Halt	0	1	XXXX	OFF	Disable	
Idle	1	X	XXXX	ON	Disable LVR Enable POR 1.70V	
Stop Halt	1	X	XXXX	OFF	Disable	

**Note:** The current consumption of Halt mode is more than Stop mode about 2~7uA, because SRC is enabled.

**Note:** POR is always on and will consume about 0.6uA

The Chip provides Low Voltage Detection (LVD) function. There are 16-level LVD can be selected by LVDCON. The SFR PWRSAV and LVDPD bits also affect LVD function as tables below. The LVD function supports two detection modes, below  $V_{CC}$  voltage or above  $V_{CC}$  voltage detection. In order to avoid false detection, the chip can choose whether the LVD hysteresis is on or off, and also provides a debounce function, and the debounce time can be selected from 0.96 us~60.76 us.

Operation Mode	SFR			LVD	Function	Note
	LVDPD	PWRSAV	LVDSSEL			
Fast Slow	0	X	0000	ON	LV Detection 1.95V	
	0	X	0001	ON	LV Detection 2.10V	
	0	X	0010	ON	LV Detection 2.20V	
	0	X	0011	ON	LV Detection 2.35V	
	0	X	0100	ON	LV Detection 2.50V	
	0	X	0101	ON	LV Detection 2.60V	
	0	X	0110	ON	LV Detection 2.75V	
	0	X	0111	ON	LV Detection 2.90V	
	0	X	1000	ON	LV Detection 3.05V	
	0	X	1001	ON	LV Detection 3.20V	
	0	X	1010	ON	LV Detection 3.35V	
	0	X	1011	ON	LV Detection 3.45V	
	0	X	1100	ON	LV Detection 3.60V	
	0	X	1101	ON	LV Detection 3.75V	
	0	X	1110	ON	LV Detection 3.90V	
	0	X	1111	ON	LV Detection 4.05V	
Idle Stop Halt	0	0	0000	ON	LV Detection 1.95V	
	0	0	0001	ON	LV Detection 2.10V	
	0	0	0010	ON	LV Detection 2.20V	
	0	0	0011	ON	LV Detection 2.35V	
	0	0	0100	ON	LV Detection 2.50V	
	0	0	0101	ON	LV Detection 2.60V	
	0	0	0110	ON	LV Detection 2.75V	
	0	0	0111	ON	LV Detection 2.90V	
	0	0	1000	ON	LV Detection 3.05V	
	0	0	1001	ON	LV Detection 3.20V	
	0	0	1010	ON	LV Detection 3.35V	
	0	0	1011	ON	LV Detection 3.45V	
	0	0	1100	ON	LV Detection 3.60V	
	0	0	1101	ON	LV Detection 3.75V	
	0	0	1110	ON	LV Detection 3.90V	
	0	0	1111	ON	LV Detection 4.05V	
Idle	0	1	XXXX	ON	Disable LVD Enable POR 1.70V	
Stop Halt	0	1	XXXX	OFF	Disable	
Idle	1	X	XXXX	ON	Disable LVD Enable POR 1.70V	
Stop Halt	1	X	XXXX	OFF	Disable	

SFR E3h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>LVRCON</b>	–	PORPD_SAV	PORPD	LVRPD	LVRSEL			
R/W	–	R/W	R/W	R/W	R/W			
Reset	–	1	0	0	0	0	0	0

- E3h.6 **PORPD\_SAV**: Enable POR at Stop/Halt Mode  
 0: POR enable (when PORPD=0, at Stop/Halt Mode)  
 1: POR disable (when PORPD=0, at Stop/Halt Mode)
- E3h.5 **PORPD**: POR Power Down  
 0: POR enable  
 1: POR disable
- E3h.4 **LVRPD**: Low Voltage Reset function select  
 0: LVR is enable  
 1: LVR is disable
- E3h.3~0 **LVRSEL**: Low Voltage Reset select  
 0000: Shall not be used  
 0001: Set LVR at 1.80V  
 0010: Set LVR at 1.95V  
 0011: Set LVR at 2.10V  
 0100: Set LVR at 2.25V  
 0101: Set LVR at 2.35V  
 0110: Set LVR at 2.50V  
 0111: Set LVR at 2.65V  
 1000: Set LVR at 2.80V  
 1001: Set LVR at 2.95V  
 1010: Set LVR at 3.10V  
 1011: Set LVR at 3.20V  
 1100: Set LVR at 3.35V  
 1101: Set LVR at 3.50V  
 1110: Set LVR at 3.65V  
 1111: Set LVR at 3.80V

SFR E4h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>LVDCON</b>	LVDM	LVDO	LVDHYS	LVDPD	LVDSSEL			
R/W	R/W	R	R/W	R/W	R/W			
Reset	0	0	0	0	0	0	0	0

- E4h.7 **LVDM**: Low Voltage Detect function mode  
 0:  $V_{CC} < V_{LVD}$  (LVDIF = 1 while LVDO = 1)  
 1:  $V_{CC} > V_{LVD}$  (LVDIF = 1 while LVDO = 0)
- E4h.6 **LVDO**: Low Voltage Detect real time output (when  $V_{CC} < V_{LVD}$ , output high)
- E4h.5 **LVDHYS**: LVD Hysteresis Enable  
 0: LVD Hysteresis disable  
 1: LVD Hysteresis enable
- E4h.4 **LVDPD**: Low Voltage Detect function select (when PWRSAV=1, Auto disable in Idle/Halt/Stop mode)  
 0: LVD enable  
 1: LVD disable
- E4h.3~0 **LVDSSEL**: Low Voltage Detect function select  
 0000: Set LVD at 1.95V  
 0001: Set LVD at 2.10V  
 0010: Set LVD at 2.20V  
 0011: Set LVD at 2.35V  
 0100: Set LVD at 2.50V  
 0101: Set LVD at 2.60V  
 0110: Set LVD at 2.75V  
 0111: Set LVD at 2.90V  
 1000: Set LVD at 3.05V  
 1001: Set LVD at 3.20V  
 1010: Set LVD at 3.35V  
 1011: Set LVD at 3.45V  
 1100: Set LVD at 3.60V  
 1101: Set LVD at 3.75V  
 1110: Set LVD at 3.90V  
 1111: Set LVD at 4.05V

SFR C4h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>LVDDT</b>	–	–	LVDDT					
R/W	–	–	R/W					
Reset	–	–	0	0	0	0	0	0

C4h.5~0 **LVDDT**:LVD debounce time select (step=FRC18.432M/16,  $T_{LVD}=0.868$  us)  
 00\_0000: disable LVD debounce mode  
 00\_0001: enable LVD debounce mode and the debounce time is 0.868 us ( $T_{LVD}*1$ )  
 ...  
 11\_1111: enable LVD debounce mode and the debounce time is 54.69 us ( $T_{LVD}*63$ )

SFR F7h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>AUX2</b>	WDTE		PWRSVAV	VBGOUT	–	IAPTE		–
R/W	R/W	R/W	R/W	R/W	–	R/W		–
Reset	0	0	0	0	–	1	1	–

F7h.5 **PWRSVAV**: chip power-saving option  
 Set 1 to reduce the chip's power consumption at Idle/Halt/Stop Mode

## 4. Reset

The Chip has five types of reset methods. Resets can be caused by Power on Reset (POR), External Pin Reset (XRST), Software Command Reset (SWRST), Watchdog Timer Reset (WDTR), or Low Voltage Reset (LVR). The CFGWH controls the Reset functionality. The SFRs are returned to their default value after Reset.

### 4.1 Power on Reset (POR)

After power-on reset, the device stays in the reset state and the preheating time of this chip is about 40 ms. A power-on reset requires the voltage on the VCC pin to discharge to near the VSS level before rising above 1.6V. POR is automatically turned off when the chip enters Halt/Stop mode and can be enabled or disabled by PORPD (E3h.5) when the chip enters Halt/Stop mode.

### 4.2 External Pin Reset (XRST)

External Pin Reset is active low. It needs to keep at least 2 SRC clock cycle long to be seen by the Chip. External Pin Reset can be disabled or enabled by CFGW.

### 4.3 Software Command Reset (SWRST)

Software Reset is activated by writing data 56h to SWCMD (97h).

### 4.4 Watchdog Timer Reset (WDTR)

WDT overflow Reset is disabled or enabled by WDTE (F7h.7~6). The WDT uses SRC as its counting time base. It runs in Fast/Slow mode and runs or stops in Idle/Halt/Stop mode. The watchdog timer overflow speed can be defined by WDTPSC (94h.5~4). WDT is cleared by CLRWDT (F8h.7) or reset.

### 4.5 Low Voltage Reset (LVR)

Low voltage reset (LVR) can select 16 different voltage thresholds through LVRCON (E3h.3~0). When PWRSAV (F7h.5) =1, the LVR will automatically turn off when the chip enters Idle/Halt/Stop mode. It can be enabled or disabled by LVRPD (E3h.4).

*Note: refer to AP-TM52XXXXXX\_02S for LVR setting information*

Flash 3FFFh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CFGWH	PROT	XRSTE	–	–	–	–	–	–

3FFFh.6 **XRSTE:** External Pin Reset control  
 0: Disable External Pin Reset  
 1: Enable External Pin Reset

SFR 94h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>OPTION</b>	–	TM3CKS	WDTPSC		ADCKS		SXTGAIN	
R/W	–	R/W	R/W		R/W		R/W	
Reset	–	0	0	0	0	0	0	0

94h.5~4 **WDTPSC:** Watchdog Timer prescaler time select  
 00: 508ms WDT overflow rate@VCC=5V  
 01: 260ms WDT overflow rate@VCC=5V  
 10: 130ms WDT overflow rate@VCC=5V  
 11: 70ms WDT overflow rate@VCC=5V

SFR 97h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>SWCMD</b>	IAPEN/SWRST							
R/W	W							
Reset	–							

97h.7~0 **SWRST:** Write 56h to generate S/W Reset

SFR E3h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>LVRCON</b>	–	PORPD_SAV	PORPD	LVRPD	LVRSEL			
R/W	–	R/W	R/W	R/W	R/W			
Reset	–	1	0	0	0	0	0	0

E3h.6 **PORPD\_SAV:** Enable POR at Stop/Halt Mode  
 0: POR enable (when PORPD=0, at Stop/Halt Mode)  
 1: POR disable (when PORPD=0, at Stop/Halt Mode)

E3h.5 **PORPD:** POR Power Down  
 0: POR enable  
 1: POR disable

E3h.4 **LVRPD:** Low Voltage Reset function select  
 0: LVR is enable  
 1: LVR is disable

E3h.3~0 **LVRSEL:** Low Voltage Reset select

0000: Shall not be used	1000: Set LVR at 2.80V
0001: Set LVR at 1.80V	1001: Set LVR at 2.95V
0010: Set LVR at 1.95V	1010: Set LVR at 3.10V
0011: Set LVR at 2.10V	1011: Set LVR at 3.20V
0100: Set LVR at 2.25V	1100: Set LVR at 3.35V
0101: Set LVR at 2.35V	1101: Set LVR at 3.50V
0110: Set LVR at 2.50V	1110: Set LVR at 3.65V
0111: Set LVR at 2.65V	1111: Set LVR at 3.80V

SFR E4h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>LVDCON</b>	LVDM	LVDO	LVDHYS	LVDPD	LVDSSEL			
R/W	R/W	R	R/W	R/W	R/W			
Reset	0	0	0	0	0	0	0	0

- E4h.7 **LVDM:** Low Voltage Detect function mode  
 0:  $V_{CC} < V_{LVD}$  (LVDIF = 1 while LVDO = 1)  
 1:  $V_{CC} > V_{LVD}$  (LVDIF = 1 while LVDO = 0)
- E4h.6 **LVDO:** Low Voltage Detect real time output
- E4h.5 **LVDHYS:** LVD Hysteresis Enable  
 0: LVD Hysteresis disable  
 1: LVD Hysteresis enable
- E4h.4 **LVDPD:** Low Voltage Detect function select (when PWRS AV=1, Auto disable in Idle/Halt/Stop mode)  
 0: LVD enable  
 1: LVD disable
- E4h.3~0 **LVDSSEL:** Low Voltage Detect select  
 0000: Set LVD at 1.95V  
 0001: Set LVD at 2.10V  
 0010: Set LVD at 2.20V  
 0011: Set LVD at 2.35V  
 0100: Set LVD at 2.50V  
 0101: Set LVD at 2.60V  
 0110: Set LVD at 2.75V  
 0111: Set LVD at 2.90V  
 1000: Set LVD at 3.05V  
 1001: Set LVD at 3.20V  
 1010: Set LVD at 3.35V  
 1011: Set LVD at 3.45V  
 1100: Set LVD at 3.60V  
 1101: Set LVD at 3.75V  
 1110: Set LVD at 3.90V  
 1111: Set LVD at 4.05V

SFR C4h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>LVDDT</b>	–	–	LVDDT					
R/W	–	–	R/W					
Reset	–	–	0	0	0	0	0	0

- C4h.5~0 **LVDDT:**LVD debounce time select (step=FRC18.432M/16,  $T_{LVD}=0.868$  us)  
 00\_0000: disable LVD debounce mode  
 00\_0001: enable LVD debounce mode and the debounce time is 0.868 us ( $T_{LVD}*1$ )  
 ...  
 11\_1111: enable LVD debounce mode and the debounce time is 54.69 us ( $T_{LVD}*63$ )

SFR F7h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>AUX2</b>	WDTE		PWRS AV	VBGOUT	–	IAPTE		–
R/W	R/W	R/W	R/W	R/W	–	R/W		–
Reset	0	0	0	0	–	1	1	–

- F7h.7~6 **WDTE:** Watchdog Timer Reset control  
 0x: Watchdog Timer Reset disable  
 10: Watchdog Timer Reset enable in Fast/Slow mode, disable in Idle/Halt/Stop mode  
 11: Watchdog Timer Reset always enable
- F7h.5 **PWRS AV:** chip power-saving option  
 Set 1 to reduce the chip's power consumption at Idle/Halt/Stop Mode

SFR F8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>AUX1</b>	CLRWDT	CLRTM3	–	ADSOC	CLRPWM0	CLRPWM1	–	DPSEL
R/W	R/W	R/W	–	R/W	R/W	R/W	–	R/W
Reset	0	0	–	0	1	1	–	0

- F8h.7 **CLRWDT:** Set to clear WDT, H/W auto clear it at next clock cycle

## 5. Clock Circuitry & Operation Mode

### 5.1 System Clock


The Chip is designed with dual-clock system. During runtime, user can directly switch the System clock from fast to slow or from slow to fast. It also can directly select a clock divider of 1, 2, 4 or 16. The Fast clock can be selected as FRC (Fast Internal RC, 18.432 MHz). The Slow clock can be selected as SXT (Slow Crystal, 32768 Hz) or SRC (Slow Internal RC, 62 KHz). Fast mode and Slow mode are defined as the CPU running at Fast and Slow clock speeds.

After Reset, the device is running at Slow mode with 62 KHz SRC. S/W should select the proper clock rate for chip operation safety. The higher  $V_{CC}$  allows the chip to run at a higher System clock frequency. In a typical condition, a 18.432MHz System clock rate requires  $V_{CC} > 2.4V$ .

The Chip has an external oscillators connected to the XI/XO pins. It relies on external circuitry for the clock signal and frequency stabilization, such as a stand-alone oscillator, quartz crystal, or ceramic resonator. In Slow mode, the slow oscillator can only use a clock frequency of 32.768 KHz. By setting the gain of the oscillator (SXTGAIN), the start time of the crystal oscillation can be shortened, and the consumption of oscillation current can also be reduced (Max gain is 3, Min gain is 0).

The **CLKCON** SFR controls the System clock operating. H/W automatically blocks the S/W abnormally setting for this register. S/W can only change the Slow clock type in Fast mode and change the Fast clock type in Slow mode. Never to write both STPFCK=1 & SELFCK=1. It is recommended to write this SFR bit by bit.

The chip can also output the "System clock divided by 2" signal (CKO) to P1.4 pin. CKO pin's output setting is controlled by P1MOD4=1010b or 1110b (*see section 7*)



**Clock Scheme Block Diagram**

**Note:** Because of the CLKPSC delay, it needs to wait for 16 clock cycles (max.) before switching Slow clock to Fast clock. Also refer to AP-TM52XXXXX\_01S and AP-TM52XXXXX\_02S about System Clock Application Note.

SYSCLK	CLKCON (D8h)		
	bit7 SCKTYPE	bit3 STPFCK	bit2 SELFCK
Fast FRC	0/1	0	1
Slow SXT	1	0/1	0
Slow SRC	0	0/1	0
Slow type change	0 ← → 1	0	1
Stop FRC	0/1	0 → 1	0
Switch to FRC	0/1	0	0 → 1
Switch to SRC/SXT	0/1	0	1 → 0

Flash 3FFDh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>CFGWL</b>	–	FRCF						

3FFDh.6~0 **FRCF**: FRC frequency adjustment.

FRC is trimmed to 18.432 MHz in chip manufacturing. FRCF records the adjustment data.

SFR F6h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>CFGWL</b>	–	FRCF						
R/W	–	R/W						
Reset	–	–	–	–	–	–	–	–

F6h.6~0 **FRCF**: FRC frequency adjustment

00h= lowest frequency

7Fh=highest frequency.

SFR D8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>CLKCON</b>	SCKTYPE	–	STPSCK	STPPCK	STPFCK	SELFCK	CLKPSC	
R/W	R/W	–	R/W	R/W	R/W	R/W	R/W	
Reset	0	–	1	0	0	0	1	1

D8h.7 **SCKTYPE**: Slow clock type. This bit can be changed only in Fast mode (SELFCK=1).

0: SRC, P0.4 and P0.5 are IO pins

1: SXT, P0.4 and P0.5 are crystal pins

D8h.5 **STPSCK**: Set 1 to stop Slow clock in Stop/Halt Mode mode

D8h.4 **STPPCK**: Set 1 to stop UARTs/Timer0/Timer1/Timer2/ADC clock in Idle mode for current reducing. If set, only Timer3 and pin interrupts are alive in Idle Mode.

D8h.3 **STPFCK**: Set 1 to stop Fast clock for power saving in Slow/Idle mode. This bit can be changed only in Slow mode.

D8h.2 **SELFCK**: System clock source selection. This bit can be changed only when STPFCK=0.

0: Slow clock

1: Fast clock

D8h.1~0 **CLKPSC**: System clock prescaler. Effective after 16 clock cycles (Max.) delay.

00: System clock is Fast/Slow clock divided by 16

01: System clock is Fast/Slow clock divided by 4

10: System clock is Fast/Slow clock divided by 2

11: System clock is Fast/Slow clock divided by 1

## 5.2 Operation Modes

There are five operation modes for this device. **Fast Mode** is defined as the CPU running at Fast clock speed. **Slow Mode** is defined as the CPU running at Slow clock speed. When the System clock speed is lower, the power consumption is lower.

**Idle Mode** is entered by setting the IDL bit in PCON SFR. Both Fast and Slow clock can be set as the System clock source in Idle Mode, but Slow clock is better for power saving. In Idle mode, the CPU puts itself to sleep while the on-chip peripherals stay active. The “STPPCK” bit in CLKCON SFR can be set to furthermore reduce Idle mode current. If STPPCK is set, only Timer3 and pin interrupts are alive in Idle Mode, others peripherals such as Timer0/1/2, UARTs and ADC are stop. The slower System clock rate also helps current saving. It can be achieved by setup the CLKPSC SFR to divide System clock frequency. Idle mode is terminated by Reset or enabled Interrupts wake up.

**Stop Mode** is entered by setting the PD bit in PCON SFR and STPSCK is set. This mode is the so-called “Power Down” mode in standard 8051. In Stop mode, all clocks stop except the WDT could be alive if it is enabled. Stop Mode is terminated by Reset or pin wake up.

**Halt Mode** is entered by setting the PD bit in PCON SFR and STPSCK is cleared. In Halt mode, all clocks stop except the Timer3 and WDT could be alive if they are enabled. Halt Mode is terminated by Reset, pin wake up or Timer3 interrupt. In this mode, Timer3 clock source can only choose Slow clock, not FRC/512.

*Note: Chip cannot enter Halt/Stop Mode if INTn pin is low and wakeup is enabled. (INTn=0 and EXn=1, n=0~1)*

*Note: FW must turn off Bandgap to obtain Tiny Current (VBGOUT=0)*

SFR 87h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>PCON</b>	SMOD	–	–	–	GF1	GF0	PD	IDL
R/W	R/W	–	–	–	R/W	R/W	R/W	R/W
Reset	0	–	–	–	0	0	0	0

87h.1 **PD:** Power down control bit, set 1 to enter Halt/Stop mode.

87h.0 **IDL:** Idle mode control bit, set 1 to enter Idle mode.

SFR D8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>CLKCON</b>	SCKTYPE	–	STPSCK	STPPCK	STPFCK	SELFCK	CLKPSC	
R/W	R/W	–	R/W	R/W	R/W	R/W	R/W	
Reset	0	–	1	0	0	0	1	1

D8h.7 **SCKTYPE:** Slow clock type. This bit can be changed only in Fast mode (SELFCK=1).  
0: SRC 1: SXT, P0.4 and P0.5 are crystal pins

D8h.5 **STPSCK:** Set 1 to stop Slow clock in Stop/Halt Mode mode

D8h.4 **STPPCK:** Set 1 to stop UART/Timer0/Timer1/Timer2/ADC clock in Idle mode for current reducing. If set, only Timer3 and pin interrupts are alive in Idle Mode.

D8h.3 **STPFCK:** Set 1 to stop Fast clock for power saving in Slow/Idle mode. This bit can be changed only in Slow mode.

D8h.2 **SELFCK:** System clock source selection. This bit can be changed only when STPFCK=0.

0: Slow clock

1: Fast clock

D8h.1~0 **CLKPSC:** System clock prescaler. Effective after 16 clock cycles (Max.) delay.

00: System clock is Fast/Slow clock divided by 16

01: System clock is Fast/Slow clock divided by 4

10: System clock is Fast/Slow clock divided by 2

11: System clock is Fast/Slow clock divided by 1

SFR F7h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>AUX2</b>	WDTE		PWRSV	<b>VBGOUT</b>	–	IAPTE		–
R/W	R/W	R/W	R/W	R/W	–	R/W		–
Reset	0	0	0	0	–	1	1	–

F7h.4 **VBGOUT:** V<sub>BG</sub> voltage output to P3.2  
 0: Disable  
 1: Enable

## 6. Interrupt & Wake-up

This Chip has a 12-source four-level priority interrupt structure. Only the Pin Interrupts can wake up CPU from Halt/Stop mode. Each interrupt source has its own enable control bit. An interrupt event will set its individual Interrupt Flag, no matter whether its interrupt enable control bit is 0 or 1. The Interrupt vectors and flags are list below.

Vector	Flag	Description
0003	IE0	INT0 external pin Interrupt (can wake up Halt/Stop mode)
000B	TF0	Timer0 Interrupt
0013	IE1	INT1 external pin Interrupt (can wake up Halt/Stop mode)
001B	TF1	Timer1 Interrupt
0023	RI+TI	Serial Port (UART) Interrupt
002B	TF2+EXF2	Timer2 Interrupt
0033	–	Reserved for ICE mode use
003B	TF3	Timer3 Interrupt
0043	PCIF	Port0~Port3 external pin change Interrupt (can wake up Halt/Stop mode)
004B		
0053	ADIF	ADC Interrupt
005B		
0063	LVDIF	LVD Interrupt
006B	CMPIF	CMP Interrupt
0073	PWM0IF PWM1IF	PWM0~1 Interrupt

**Interrupt Vector & Flag**

Vector	Item	Interrupt enable	Sub-interrupt enable	Interrupt flag
0003	IE0	IE A8.0		TCON 88.1
000B	TF0	IE A8.1		TCON 88.5
0013	IE1	IE A8.2		TCON 88.3
001B	TF1	IE A8.3		TCON 88.7
0023	RI+TI	IE A8.4		SCON 98.1~0
002B	TF2+EXF2	IE A8.5		T2CON C8.7~6
0033	–	–	–	–
003B	TF3	INTE1 A9.0		INTFLG 95.0
0043	PCIF	INTE1 A9.1		INTFLG 95.1
004B	–	–	–	–
0053	ADIF	INTE1 A9.3		INTFLG 95.4
005B	–	–	–	–
0063	LVDIF	INTE1 A9.5		INTFLG 95.7
006B	CMPIF	INTE1 A9.6		INTFLG 95.6
0073	PWM0IF PWM1IF	INTE1 A9.7	INTE2 84.6 INTE2 84.5	INTFLG2 85.6 INTFLG2 85.5

**Interrupt related SFRs**

### 6.1 Interrupt Enable and Priority Control

The IE and INTE1 SFRs decide whether the pending interrupt is serviced by CPU. The IP, IPH, IP1 and IP1H SFRs decide the interrupt priority. An interrupt will be serviced as long as an interrupt of equal or higher priority is not already being serviced. If an interrupt of equal or higher level priority is being serviced, the new interrupt will wait until it is finished before being serviced. If a lower priority level interrupt is being serviced, it will be stopped and the new interrupt serviced. When the new interrupt is finished, the lower priority level interrupt that was stopped will be completed.

### 6.2 Suggestions on interrupting subroutines

When entering the interrupt program, in addition to the traditionally known SFR A or PSW that should be PUSH, POP, some SFRs used for indexing should also be added to the ranks of PUSH POP. To avoid writing and reading these SFRs before and after the interruption may cause inconsistencies. In addition, PWM0DH, PWM0DL, PWM0PRDH or PWM0PRDL is a 16-bit operation, and the program should avoid interrupts when writing and reading the high byte and low byte. If you are reading and writing these 16-bit SFRs in the meantime an interrupt occurs. And these SFRs are read and written in the interrupt. It is easy to cause read and write errors. For the 16-bit PWM period and duty to read and write, it is recommended to update the data only in the main program, or update the data only in the interrupt to avoid possible errors.

SFR A8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>IE</b>	EA	–	ET2	ES	ET1	EX1	ET0	EX0
R/W	R/W	–	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	–	0	0	0	0	0	0

- A8h.7 **EA:** Global interrupt enable control.  
 0: Disable all Interrupts.  
 1: Each interrupt is enabled or disabled by its individual interrupt control bit
- A8h.5 **ET2:** Timer2 interrupt enable  
 0: Disable Timer2 interrupt  
 1: Enable Timer2 interrupt
- A8h.4 **ES:** Serial Port (UART) interrupt enable  
 0: Disable Serial Port (UART) interrupt  
 1: Enable Serial Port (UART) interrupt
- A8h.3 **ET1:** Timer1 interrupt enable  
 0: Disable Timer1 interrupt  
 1: Enable Timer1 interrupt
- A8h.2 **EX1:** External INT1 pin Interrupt enable and Halt/Stop mode wake up enable  
 0: Disable INT1 pin Interrupt and Halt/Stop mode wake up  
 1: Enable INT1 pin Interrupt and Halt/Stop mode wake up, it can wake up CPU from Halt/Stop mode no matter EA is 0 or 1.
- A8h.1 **ET0:** Timer0 interrupt enable  
 0: Disable Timer0 interrupt  
 1: Enable Timer0 interrupt
- A8h.0 **EX0:** External INT0 pin Interrupt enable and Halt/Stop mode wake up enable  
 0: Disable INT0 pin Interrupt and Halt/Stop mode wake up  
 1: Enable INT0 pin Interrupt and Halt/Stop mode wake up, it can wake up CPU from Halt/Stop mode no matter EA is 0 or 1.

SFR A9h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>INTE1</b>	PWMIE	CMPIE	LVDIE	–	ADIE	–	PCIE	TM3IE
R/W	R/W	R/W	R/W	–	R/W	–	R/W	R/W
Reset	0	0	0	–	0	–	0	0

- A9h.7 **PWMIE:** PWM0~PWM1 interrupt enable  
 0: Disable PWM0~PWM1 interrupt  
 1: Enable PWM0~PWM1 interrupt
- A9h.6 **CMPIE:** CMP interrupt enable  
 0: Disable CMP interrupt  
 1: Enable CMP interrupt
- A9h.5 **LVDIE:** LVD interrupt enable  
 0: Disable LVD interrupt  
 1: Enable LVD interrupt
- A9h.3 **ADIE:** ADC interrupt enable  
 0: Disable ADC interrupt  
 1: Enable ADC interrupt
- A9h.1 **PCIE:** Port0~Port3 pin change interrupt enable. This bit does not affect Halt/Stop mode wake up capability.  
 0: Disable Port0~Port3 pin change interrupt  
 1: Enable Port0~Port3 pin change interrupt
- A9h.0 **TM3IE:** Timer3 interrupt enable  
 0: Disable Timer3 interrupt  
 1: Enable Timer3 interrupt

SFR 84h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>INTE2</b>	–	PWM1IE	PWM0IE	–	–	–	–	–
R/W	–	R/W	R/W	–	–	–	–	–
Reset	–	0	0	–	–	–	–	–

- 84h.6 **PWM1IE:** PWM1 Interrupt Enable  
 0: disable  
 1: enable (note: PWMIE must be 1 at the same time to generate PWM interrupt)
- 84h.5 **PWM0IE:** PWM0 Interrupt Enable  
 0: disable  
 1: enable (note: PWMIE must be 1 at the same time to generate PWM interrupt)

SFR B9h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>IPH</b>	–	–	PT2H	PSH	PT1H	PX1H	PT0H	PX0H
R/W	–	–	R/W	R/W	R/W	R/W	R/W	R/W
Reset	–	–	0	0	0	0	0	0

SFR B8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>IP</b>	–	–	PT2	PS	PT1	PX1	PT0	PX0
R/W	–	–	R/W	R/W	R/W	R/W	R/W	R/W
Reset	–	–	0	0	0	0	0	0

- B9h.5, B8h.5 **PT2H, PT2:** Timer2 Interrupt Priority control. (PT2H, PT2) =  
 11: Level 3 (highest priority)  
 10: Level 2  
 01: Level 1  
 00: Level 0 (lowest priority)
- B9h.4, B8h.4 **PSH, PS:** Serial Port (UART) Interrupt Priority control. Definition as above.
- B9h.3, B8h.3 **PT1H, PT1:** Timer1 Interrupt Priority control. Definition as above.
- B9h.2, B8h.2 **PX1H, PX1:** External INT1 pin Interrupt Priority control. Definition as above.
- B9h.1, B8h.1 **PT0H, PT0:** Timer0 Interrupt Priority control. Definition as above.
- B9h.0, B8h.0 **PX0H, PX0:** External INT0 pin Interrupt Priority control. Definition as above.

SFR BBh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
---------	-------	-------	-------	-------	-------	-------	-------	-------

<b>IP1H</b>	PPWMH	PCMPH	PLVDH	–	PADIH	–	PPCH	PT3H
R/W	R/W	R/W	R/W	–	R/W	–	R/W	R/W
Reset	0	0	0	–	0	–	0	0

SFR BAh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>IP1</b>	PPWM	PCMP	PLVD	–	PADI	–	PPC	PT3
R/W	R/W	R/W	R/W	–	R/W	–	R/W	R/W
Reset	0	0	0	–	0	–	0	0

**PPWMH, PPWM:**PWM0~PWM1 Interrupt Priority control. (PPWMH, PPWM)=

11: Level 3 (highest priority)

BBh.7, BAh.7 10: Level 2

01: Level 1

00: Level 0 (lowest priority)

BBh.6, BAh.6 **PCMPH, PCMP:**CMP Interrupt Priority control. Definition as above.

BBh.5, BAh.5 **PLVDH, PLVD:**LVD Interrupt Priority control. Definition as above.


BBh.3, BAh.3 **PADIH, PADI:**ADC Interrupt Priority control. Definition as above.

BBh.1, BAh.1 **PPCH, PPC:** Port0~ Port 3 Pin Change Interrupt Priority control. Definition as above.

BBh.0, BAh.0 **PT3H, PT3:**Timer3 Interrupt Priority control. Definition as above.

### 6.3 Pin Interrupt and LVD interrupt

Pin Interrupts include INT0 (P3.2), INT1 (P3.3) and Port0~Port3 pin change interrupt. These pins also have the Halt/Stop mode wake up capability. INT0 and INT1 are falling edge or low level triggered as the 8051 standard. Port0~Port3 Pin Change Interrupt is triggered by I/O state change where P3.2 can be set to be triggered by a falling edge, a rising edge, or an edge change.. For details, see Chapter 7. Pin Mode and pin change enable settings. LVD interrupt can be used to detect the  $V_{CC}$  voltage level and generate an interrupt.



Pin interrupt/Wake up & LVD interrupt

**Note:** Chip cannot enter Halt/Stop Mode if  $INTn$  pin is low and wakeup is enabled. ( $INTn=0$  and  $EXn=1$ ,  $n=0\sim1$ )

SFR 88h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>TCON</b>	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

- 88h.3 **IE1:** External Interrupt 1 (INT1 pin) edge flag.  
Set by H/W when an INT1 pin falling edge is detected, no matter the EX1 is 0 or 1.  
It is cleared automatically when the program performs the interrupt service routine.
- 88h.2 **IT1:** External Interrupt 1 control bit  
0: Low level active (level triggered) for INT1 pin  
1: Falling edge active (edge triggered) for INT1 pin
- 88h.1 **IE0:** External Interrupt 0 (INT0 pin) edge flag  
Set by H/W when an INT0 pin falling edge is detected, no matter the EX0 is 0 or 1.  
It is cleared automatically when the program performs the interrupt service routine.
- 88h.0 **IT0:** External Interrupt 0 control bit  
0: Low level active (level triggered) for INT0 pin  
1: Falling edge active (edge triggered) for INT0 pin

SFR 95h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>INTFLG</b>	LVDIF	CMPIF	–	ADIF	–	P32IF	PCIF	TF3
R/W	R/W	R/W	–	R/W	–	R/W	R/W	R/W
Reset	0	0	–	0	–	0	0	0

- 95h.7 **LVDIF:** Low Voltage Detect interrupt flag  
Set by H/W. S/W writes 7Fh to INTFLG to clear this flag.
- 95h.2 **P32IF:** Port 3.2 pin level change flag  
When the level of the Port3.2 pin changes, PCIF will be set to 1, and P32IF will also be set to 1 by hardware.  
This flag can be cleared by writing to FBh in the S/W switch. Clearing PCIF in the S/W switch will also clear this flag..
- 95h.1 **PCIF:** Port0~Port3 Pin change interrupt flag  
Set by H/W when Port0~Port3 pin state change is detected and its interrupt enable bit is set.  
S/W can write 0 to clear all pin change interrupt flags (Port0~Port3).

*Note: S/W can write 0 to clear a flag in the INTFLG, but writing 1 has no effect.*

SFR A8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>IE</b>	EA	–	ET2	ES	ET1	EX1	ET0	EX0
R/W	R/W	–	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	–	0	0	0	0	0	0

- A8h.7 **EA:** Global interrupt enable control.  
0: Disable all Interrupts.  
1: Each interrupt is enabled or disabled by its individual interrupt control bit
- A8h.2 **EX1:** External INT1 pin Interrupt enable and Halt/Stop mode wake up enable  
0: Disable INT1 pin Interrupt and Halt/Stop mode wake up  
1: Enable INT1 pin Interrupt and Halt/Stop mode wake up, it can wake up CPU from Halt/Stop mode no matter EA is 0 or 1.
- A8h.0 **EX0:** External INT0 pin Interrupt enable and Halt/Stop mode wake up enable  
0: Disable INT0 pin Interrupt and Halt/Stop mode wake up  
1: Enable INT0 pin Interrupt and Halt/Stop mode wake up, it can wake up CPU from Halt/Stop mode no matter EA is 0 or 1.

SFR A9h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>INTE1</b>	PWMIE	CMPIE	LVDIE	–	ADIE	–	PCIE	TM3IE
R/W	R/W	R/W	R/W	–	R/W	–	R/W	R/W
Reset	0	0	0	–	0	–	0	0

A9h.5 **LVDIE:** LVD interrupt enable

- 0: Disable LVD interrupt
- 1: Enable LVD interrupt.

A9h.1 **PCIE:** Port0~Port3 pin change interrupt enable. This bit does not affect Halt/Stop mode wake up capability.

- 0: Disable Port0~Port3 pin change interrupt
- 1: Enable Port0~Port3 pin change interrupt

SFR E4h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>LVDCON</b>	LVDM	LVDO	LVDHYS	LVDPD	LVDSSEL			
R/W	R/W	R	R/W	R/W	R/W			
Reset	0	0	0	0	0	0	0	0

E4h.7 **LVDM:** Low Voltage Detect function mode

- 0:  $V_{CC} < V_{LVD}$  (LVDIF = 1 while LVDO = 1)
- 1:  $V_{CC} > V_{LVD}$  (LVDIF = 1 while LVDO = 0)

E4h.6 **LVDO:** Low Voltage Detect real time output

E4h.5 **LVDHYS:** LVD Hysteresis Enable

- 0: LVD Hysteresis disable
- 1: LVD Hysteresis enable

E4h.4 **LVDPD:** Low Voltage Detect function select (when PWRSAV=1, Auto disable in Idle/Halt/Stop mode)


- 0: LVD enable
- 1: LVD disable

E4h.3~0 **LVDSSEL:** Low Voltage Detect select

- |                        |                        |
|------------------------|------------------------|
| 0000: Set LVD at 1.95V | 1000: Set LVD at 3.05V |
| 0001: Set LVD at 2.10V | 1001: Set LVD at 3.20V |
| 0010: Set LVD at 2.20V | 1010: Set LVD at 3.35V |
| 0011: Set LVD at 2.35V | 1011: Set LVD at 3.45V |
| 0100: Set LVD at 2.50V | 1100: Set LVD at 3.60V |
| 0101: Set LVD at 2.60V | 1101: Set LVD at 3.75V |
| 0110: Set LVD at 2.75V | 1110: Set LVD at 3.90V |
| 0111: Set LVD at 2.90V | 1111: Set LVD at 4.05V |

### 6.4 Idle mode Wake up and Interrupt

Idle mode is waked up by enabled Interrupts, which means individual interrupt enable bit (ex: EX0) and EA bit must be both set to 1 to establish Idle mode wake up capability. All enabled Interrupts change (INT0~INT1, Timers, PWM, ADC, and UART) can wake up CPU from Idle mode. Upon Idle wake-up, Interrupt service routine is entered immediately. “The first instruction behind IDL (PCON.0) setting” is executed after interrupt service routine return. When the EA is not set to 1 or the pin trigger state does not stay long enough, it will not wake up and will not generate an interrupt subroutine.



EA=EX0=1, Idle mode wake-up and Interrupt by P3.2 (INT0)

SFR 87h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PCON	–	–	–	–	GF1	GF0	PD	IDL
R/W	–	–	–	–	R/W	R/W	R/W	R/W
Reset	–	–	–	–	0	0	0	0

87h.1 **PD:** Power down control bit, set 1 to enter Halt/Stop mode.


87h.0 **IDL:** Idle mode control bit, set 1 to enter Idle mode.

### 6.5 Halt/Stop mode Wake up and Interrupt


Wake-up from Halt/Stop mode is simple; just set the interrupt enable bit (e.g., EX0) on each pin to enable the wake-up function. Setting EX0/EX1 allows pause/stop mode wake-up on the INT0/INT1 pins. Setting PxMODn (x=0~3, n=0~7) enables pause/stop mode wake-up for Port0~Port3. Once Halt/Stop is woken up, the first instruction after setting PD (PCON.1) is executed immediately before the interrupt service routine. Interrupt entry requires EA=1 and the pin's trigger state to remain for a sufficient time to be sampled by the system clock. This function allows the CPU to enter or not enter the interrupt subroutine after waking up from Halt/Stop mode.

*Note:* It is recommended to place the NX1/NX2 with NOP Instruction in figures below.


*Note:* The chip cannot enter Halt/Stop mode if the INTn pin is low and the INTn wake-up function is enabled. (INTn=0 and EXn=1, n=0~1)



**EA=EX0=1, P3.2 (INT0) is sampled after warm-up, Halt/Stop mode wake-up and Interrupt**



**EA=EX0=1, Halt/Stop mode wake-up but not Interrupt. P3.2 (INT0) pulse too narrow**



**EX0= 1, EA=0, P3.2 (INT0) Halt/Stop mode wake-up but not Interrupt**

## 7. I/O Ports

The Chip has total 30 multi-function I/O pins. All I/O pins follow the standard 8051 “Read-Modify-Write” feature. The instructions that read the SFR rather than the Pin State are the ones that read a port or port bit value, possibly change it, and then rewrite it to the SFR (ex: ANL P0, A; INC P1; CPL P3.0).

### 7.1 Port0~Port 3 Mode (PINMODE)

These pins can operate in different modes as below.

PINMODE (PxMODn) (x=0~3, n=0~7)					Pin State	Interrupt	Wake up
Mode0	0	0	0	0	Open Drain with pull-up	Support*	Support*
Mode1	0	0	0	1	Open Drain (default)	Support*	Support*
Mode2	0	0	1	0	CMOS output	-	-
Mode3	0	0	1	1	ADC/CMP input/VBGO	-	-
Mode4	0	1	0	0	Open Drain with pull-down	Support*	Support**
Mode5	0	1	0	1	PWMO (Open Drain)	Support*	Support*
Mode6	0	1	1	0	CMOS output	-	-
Mode7	0	1	1	1		-	-
Mode8	1	0	0	0	Open Drain with pull-up (for Halt/Stop mode pin change used)	Support	Support
Mode9	1	0	0	1	Open Drain (for Halt/Stop mode pin change used)	Support	Support
Mode10	1	0	1	0	CKO/ TXD (CMOS output)	-	-
Mode11	1	0	1	1	PWMO (CMOS output)	-	-
Mode12	1	1	0	0	Open Drain with pull-down (for Halt/Stop mode pin change used)	Support	Support**
Mode13	1	1	0	1	Open Drain (for Halt/Stop mode pin change used)	Support	Support
Mode14	1	1	1	0	CKO/CMPO (CMOS output)	-	-
Mode15	1	1	1	1	LCD 1/2 V <sub>CC</sub> Bias output	-	-

Table 7.1: Port0~Port3 I/O Pin Function Table

*Note: \*Only for INT0/INT1 pin*

When IDL=1, The corresponding interrupt needs to be enabled for the wake-up function to work.

Pin Mode	Port0~Port3 pin function	Px.n SFR data	Pin State	Resistor Pull-up	Resistor Pull-down	Digital Input
<b>Mode0</b> <b>Mode8</b>	Open Drain with pull-up	0	Drive Low	N	N	N
		1	Pull-up	Y	N	Y
<b>Mode4</b> <b>Mode12</b>	Open Drain with pull-down	0	Drive Low	N	N	N
		1	Pull-down	N	Y	Y
<b>Mode1</b> <b>Mode5</b> <b>Mode9</b> <b>Mode13</b>	Open Drain	0	Drive Low	N	N	N
		1	Hi-Z	N	N	Y
<b>Mode2</b> <b>Mode6</b>	CMOS Output	0	Drive Low	N	N	N
		1	Drive High	N	N	N
<b>Mode3</b>	ADC/CMPchannel/VBGO	X (don't care)	–	N	N	N
<b>Mode7</b>		–	–	–	–	–
<b>Mode10</b>	CKO/TXD (CMOS output)	X (don't care)	–	N	N	N
<b>Mode11</b>	PWMO (CMOS output)	X (don't care)	–	N	N	N
<b>Mode14</b>	CKO/CMPO (CMOS output)	X (don't care)	–	N	N	N
<b>Mode15</b>	LCD 1/2 V <sub>CC</sub> Bias output	X (don't care)	–	Y	Y	N

If a Port0~ Port3 pin is used for Schmitt-trigger input, S/W must set the I/O pin to Mode0, Mode1, Mode4, Mode5, Mode8, Mode9, Mode12 or Mode13 set the corresponding Port Data SFR to 1 to disable the pin's output driving circuitry.

When user selects Mode2 or Mode6, the function is CMOS output, user can choose output low or high by port data value. When user selects Mode3, the function is for analog signal, such as ADC or CMP pin, the port type is Hi-Z and the digital input Schmitt-trigger is disabled in this mode.

Beside I/O port function, each Port0~Port3 pin has one or more alternative functions, such as ADC, CMP, LCD, TXD and PWM. Most of the functions are activated by setting the individual pin mode control SFR to Mode3, Mode7, Mode10, Mode11, Mode14 or Mode 15. Port1/Port3 pins have standard 8051 auxiliary definition such as INT0/INT1. These pin functions need to set the pin mode SFR to Mode4, Mode5, Mode8, Mode9, Mode12 or Mode13 and keep the Px.n (x=0~3, n=0~7) SFR at 1.

Pin Name	Wake up Interrupt	CKO	ADC	LCD	PWM	UART	CMP	others
P0.5	Y		AD13	Y	PWM2		AD13	
P0.4	Y		AD12	Y	PWM3		AD12	
P0.3	Y		AD11	Y	PWM4	TXD/RXD	AD11	
P0.2	Y		AD10	Y	PWM5	RXD/TXD	AD10	
P0.1	Y		AD09	Y	PWM0P	TXD/RXD	AD09	PSDA1
P0.0	Y		AD08	Y	PWM0N	RXD/TXD	AD08	PSCL1
P1.7	Y		AD05	Y	PWM6		AD05	
P1.6	Y		AD04	Y	PWM5		AD04	
P1.5	Y		AD01	Y	PWM0N		AD01	
P1.4	Y	CKO	AD00	Y	PWM1		AD00	
P1.3	Y		AD23	Y	PWM2		AD23	
P1.2	Y		AD22	Y	PWM3		AD22	
P1.1	Y		AD21	Y	PWM4		AD21	T2EX
P1.0	Y		AD20	Y	PWM5		AD20	T2
P3.7	Y		AD15	Y	PWM1		AD15	RSTn
P3.6	Y		AD16	Y	PWM0P	TXD/RXD	AD16	
P3.5	Y		AD17	Y	PWM0N	RXD/TXD	AD17	T1
P3.4	Y		AD19	Y	PWM6		AD19	T0
P3.3	Y		AD07	Y	PWM0P		AD07	INT1
P3.2	Y		AD06	Y	PWM0N		AD06	INT0 VBGO
P3.1	Y		AD03	Y	PWM0P	TXD/RXD	AD03	PSDA0
P3.0	Y		AD02	Y	PWM4	RXD/TXD	AD02	PSCL0

Port0~Port3 multi-function Table

注(m) = need to set Mode 10 or Mode 14

The necessary SFR setting for Port0~ Port3 pin's alternative function is list below.

Alternative Function	PxMODn (x=0~3, n=0~7)	Px.n SFR data	Pin State	Other necessary SFR setting
INT0, INT1	0000	1	Input with Pull-up	
	0001	1	Input	
T0, T1, T2, T2EX	0000	1	Input with Pull-up	
	0001	1	Input	
XI, XO	0000	1	Crystal oscillation	CLKCON
TXD	1010		UART TX Output (CMOS Push-Pull)	
RXD	0000	1	UART RX (Input with Pull-up)	UARTCON
	0001	1	UART RX (Input)	
VBGO	0011	X	Bandgap Voltage output	AUX2
AD0~AD23	0011	X	ADC Channel CMP Channel	ADCHSEL
LCD	1111	X	LCD 1/2 V <sub>CC</sub> Bias output	
CKO	1x10	X	Clock Output (CMOS Push-Pull)	
PWM0P~PWM0N PWM1~PWM6	0101	X	PWM Output (Open Drain)	
	1011	X	PWM Output (CMOS Push-Pull)	
CMPO	1110	X	CMP Output (CMOS Push-Pull)	

For tables above, a “**CMOS Push-Pull Output**” pin means it can sink and drive at least 4 mA current. It is not recommended to use such pin as input function.

An “**Open Drain**” pin means it can sink at least 4 mA current but only drive a small current (<20 μA). It can be used as input or output function and typically needs an external pull up resistor.

This chip also supports high-sink current I/O functionality. This is an option, enabled by setting SFR HSNK0EN, HSNK1EN, and HSNK2EN. For effective control, we divide the high-sink current function pins into three groups (Group 0: P0.0~P0.5; Group 1: P1.0~P1.7; Group 2: P3.0~P3.7).

SFR 80h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>P0</b>	P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1

80h.7~0 **P0**: Port0 data

SFR 90h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>P1</b>	P1.7	P1.6	P1.5	P1.4	P1.3	P1.2	P1.1	P1.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1

90h.7~0 **P1**: Port1 data

SFR B0h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>P3</b>	P3.7	P3.6	P3.5	P3.4	P3.3	P3.2	P3.1	P3.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1

B0h.7~0 **P3**: Port3 data

SFR 91h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>P0MOD10</b>	P0MOD1				P0MOD0			
R/W	R/W				R/W			
Reset	0	0	0	1	0	0	0	1

91h.7~4 **P0MOD1**: P0.1 pin control  
0000~1111: see Table 7.1

91h.3~0 **P0MOD0**: P0.0 pin control  
0000~1111: see Table 7.1

SFR 92h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>P0MOD32</b>	P0MOD3				P0MOD2			
R/W	R/W				R/W			
Reset	0	0	0	1	0	0	0	1

92h.7~4 **P0MOD3**: P0.3 pin control  
0000~1111: see Table 7.1

92h.3~0 **P0MOD2**: P0.2 pin control  
0000~1111: see Table 7.1

SFR 93h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>P0MOD54</b>	P0MOD5				P0MOD4			
R/W	R/W				R/W			
Reset	0	0	0	1	0	0	0	1

93h.7~4 **P0MOD5**: P0.5 pin control  
0000~1111: see Table 7.1

93h.3~0 **P0MOD4**: P0.4 pin control  
0000~1111: see Table 7.1

SFR 9Ah	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>P1MOD10</b>	P1MOD1				P1MOD0			
R/W	R/W				R/W			
Reset	0	0	0	1	0	0	0	1

9Ah.7~4 **P1MOD1**: P1.1 pin control  
0000~1111: see Table 7.1

9Ah.3~0 **P1MOD0**: P1.0 pin control  
0000~1111: see Table 7.1

SFR 9Bh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>P1MOD32</b>	P1MOD3				P1MOD2			
R/W	R/W				R/W			
Reset	0	0	0	1	0	0	0	1

9Bh.7~4 **P1MOD3**: P1.3 pin control  
0000~1111: see Table 7.1

9Bh.3~0 **P1MOD2**: P1.2 pin control  
0000~1111: see Table 7.1

SFR 9Ch	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>P1MOD54</b>	P1MOD5				P1MOD4			
R/W	R/W				R/W			
Reset	0	0	0	1	0	0	0	1

9Ch.7~4 **P1MOD5**: P1.5 pin control  
0000~1111: see Table 7.1

9Ch.3~0 **P1MOD4**: P1.4 pin control  
0000~1111: see Table 7.1

SFR 9Dh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>P1MOD76</b>	P1MOD7				P1MOD6			
R/W	R/W				R/W			
Reset	0	0	0	1	0	0	0	1

9Dh.7~4 **P1MOD7**: P1.7 pin control  
0000~1111: see Table 7.1

9Dh.3~0 **P1MOD6**: P1.6 pin control  
0000~1111: see Table 7.1

SFR A2h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>P3MOD10</b>	P3MOD1				P3MOD0			
R/W	R/W				R/W			
Reset	0	0	0	1	0	0	0	1

- A2h.7~4 **P3MOD1**: P3.1 pin control  
0000~1111: see Table 7.1
- A2h.3~0 **P3MOD0**: P3.0 pin control  
0000~1111: see Table 7.1

SFR A3h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>P3MOD32</b>	P3MOD3				P3MOD2			
R/W	R/W				R/W			
Reset	0	0	0	1	0	0	0	1

- A3h.7~4 **P3MOD3**: P3.3 pin control  
0000~1111: see Table 7.1
- A3h.3~0 **P3MOD2**: P3.2 pin control  
0000~1111: see Table 7.1

SFR A4h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>P3MOD54</b>	P3MOD5				P3MOD4			
R/W	R/W				R/W			
Reset	0	0	0	1	0	0	0	1

- A4h.7~4 **P3MOD5**: P3.5 pin control  
0000~1111: see Table 7.1
- A4h.3~0 **P3MOD4**: P3.4 pin control  
0000~1111: see Table 7.1

SFR A5h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>P3MOD76</b>	P3MOD7				P3MOD6			
R/W	R/W				R/W			
Reset	0	0	0	1	0	0	0	1

- A5h.7~4 **P3MOD7**: P3.7 pin control  
0000~1111: see Table 7.1
- A5h.3~0 **P3MOD6**: P3.6 pin control  
0000~1111: see Table 7.1

SFR A6h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>PINMOD</b>	HSNK2EN	HSNK1EN	HSNK0EN	–	IODR		P32CFG	
R/W	R/W	R/W	R/W	–	R/W		R/W	
Reset	0	0	0	–	–	0	1	1

- A6h.7 **HSNK2EN**: High sink current enable for pins (Group 2: P3.0~P3.7)  
0: Group 2 high-sink current pins disabled  
1: Group 2 high-sink current pins enabled
- A6h.6 **HSNK1EN**: High sink current enable for pins (Group 1: P1.0~P1.7)  
0: Group1 high-sink current pins disabled  
1: Group 1 high-sink current pins enabled
- A6h.5 **HSNK0EN**: High sink current enable for pins (Group 0: P0.0~P0.5)  
0: Group 0 high-sink current pins disabled  
1: Group 0 high-sink current pins enabled
- A6h.3~2 **IODR**: IO Drive current  
00:4mA  
01:8mA  
10:12mA  
11:18mA
- A6h.1~0 **P32CFG**: P32 Pin Change Configuration (in conjunction with PCIF: Pin Level Change Flag)  
00: reserved

01: Falling edge(P32 status is High, enter IDLE or PD).  
 10: Rising edge(P32 status is Low, enter IDLE or PD).  
 11: Both Edge

SFR A7h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>UARTCON</b>	-					UARTRXS		
R/W	-					R/W		
Reset	-	-	-	-	-	1	1	1

A7h.7 **UARTRXS**: UART RXD pin selection (TXD pin is selected by pin mode)

000: RXD = P3.0  
 001: RXD = P3.1  
 010: RXD = P3.5  
 011: RXD = P3.6  
 100: RXD = P0.0  
 101: RXD = P0.1  
 110: RXD = P0.2  
 111: RXD = P0.3

SFR AEh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>ADCHSEL</b>	ADCHS					ADCVREFS	ADCVBGS	
R/W	R/W					R/W	R/W	
Reset	1	1	1	1	1	0	0	0

AEh.7~3 **ADCHS**: ADC channel select

00000: AD0 (P1.4)	01100: AD12 (P0.4)
00001: AD1 (P1.5)	01101: AD13 (P0.5)
00010: AD2 (P3.0)	01110: AD14 (VBGO)
00011: AD3 (P3.1)	01111: AD15 (P3.7)
00100: AD4 (P1.6)	10000: AD16 (P3.6)
00101: AD5 (P1.7)	10001: AD17 (P3.5)
00110: AD6 (P3.2)	10010: AD18 (V <sub>CC</sub> /4)
00111: AD7 (P3.3)	10011: AD19 (P3.4)
01000: AD8 (P0.0)	10100: AD20 (P1.0)
01001: AD9 (P0.1)	10101: AD21 (P1.1)
01010: AD10 (P0.2)	10110: AD22 (P1.2)
01011: AD11 (P0.3)	10111: AD23 (P1.3)

其它: 保留

SFR D8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>CLKCON</b>	SCKTYPE	-	STPSCK	STPPCK	STPFCK	SELFCK	CLKPSC	
R/W	R/W	-	R/W	R/W	R/W	R/W	R/W	
Reset	0	-	1	0	0	0	1	1

D8h.7 **SCKTYPE**: Slow clock type. This bit can be changed only in Fast mode (SELFCK=1).

0: SRC, P0.4 and P0.5 are IO pins  
 1: SXT, P0.4 and P0.5 are crystal pins

SFR F7h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>AUX2</b>	WDTE		PWRSAV	VBGOUT	-	IAPTE		-
R/W	R/W	R/W	R/W	R/W	-	R/W		-
Reset	0	0	0	0	-	1	1	-

F7h.4 **VBGOUT**: V<sub>BG</sub> voltage output to P3.2


0: Disable  
 1: Enable

## 8. Timers

Timer0, Timer1 and Timer2 are provided as standard 8051 compatible timer/counter. Compare to the traditional 12T 8051, the Chip's Timer0/1/2 use 2 System clock cycle as the time base unit. That is, in timer mode, these timers increase at every “2 System clock” rate; in counter mode, T0/T1/T2 pin input pulse must be wider than 2 System clock to be seen by this device. Timer3 is provided for a real-time clock count, when its time base is SXT.

### 8.1 Timer0/1

TCON and TMOD are used to set the mode of operation and to control the running and interrupt generation of the Timer0/1, with the timer/counter values stored in two pairs of 8-bit registers (TL0, TH0, and TL1, TH1).



Timer0 and Timer1 Structure

SFR 88h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>TCON</b>	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

- 88h.7 **TF1:** Timer1 overflow flag  
Set by H/W when Timer/Counter 1 overflows  
Cleared by H/W when CPU vectors into the interrupt service routine.
- 88h.6 **TR1:** Timer1 run control  
0: Timer1 stops  
1: Timer1 runs
- 88h.5 **TF0:** Timer0 overflow flag  
Set by H/W when Timer/Counter 0 overflows  
Cleared by H/W when CPU vectors into the interrupt service routine.
- 88h.4 **TR0:** Timer0 run control  
0: Timer0 stops  
1: Timer0 runs

SFR 89h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
---------	-------	-------	-------	-------	-------	-------	-------	-------

<b>TMOD</b>	<b>GATE1</b>	<b>CT1N</b>	<b>TMOD1</b>		<b>GATE0</b>	<b>CT0N</b>	<b>TMOD0</b>	
R/W	R/W	R/W	R/W		R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0

- 89h.7 **GATE1:** Timer1 gating control bit  
 0: Timer1 enable when TR1 bit is set  
 1: Timer1 enable only while the INT1 pin is high and TR1 bit is set
- 89h.6 **CT1N:** Timer1 Counter/Timer select bit  
 0: Timer mode, Timer1 data increases at 2 System clock cycle rate  
 1: Counter mode, Timer1 data increases at T1 pin's negative edge
- 89h.5~4 **TMOD1:** Timer1 mode select  
 00: 8-bit timer/counter (TH1) and 5-bit prescaler (TL1)  
 01: 16-bit timer/counter  
 10: 8-bit auto-reload timer/counter (TL1). Reloaded from TH1 at overflow.  
 11: Timer1 stops
- 89h.3 **GATE0:** Timer0 gating control bit  
 0: Timer0 enable when TR0 bit is set  
 1: Timer0 enable only while the INT0 pin is high and TR0 bit is set
- 89h.2 **CT0N:** Timer0 Counter/Timer select bit  
 0: Timer mode, Timer0 data increases at 2 System clock cycle rate  
 1: Counter mode, Timer0 data increases at T0 pin's negative edge
- 89h.1~0 **TMOD0:** Timer0 mode select  
 00: 8-bit timer/counter (TH0) and 5-bit prescaler (TL0)  
 01: 16-bit timer/counter  
 10: 8-bit auto-reload timer/counter (TL0). Reloaded from TH0 at overflow.  
 11: TL0 is an 8-bit timer/counter. TH0 is an 8-bit timer/counter using Timer1's TR1 and TF1 bits.

<b>SFR 8Ah</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>TL0</b>	TL0							
R/W	R/W							
Reset	0	0	0	0	0	0	0	0

8Ah.7~0 **TL0:** Timer0 data low byte

<b>SFR 8Bh</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>TL1</b>	TL1							
R/W	R/W							
Reset	0	0	0	0	0	0	0	0

8Bh.7~0 **TL1:** Timer1 data low byte

<b>SFR 8Ch</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>TH0</b>	TH0							
R/W	R/W							
Reset	0	0	0	0	0	0	0	0

8Ch.7~0 **TH0:** Timer0 data high byte


<b>SFR 8Dh</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>TH1</b>	TH1							
R/W	R/W							
Reset	0	0	0	0	0	0	0	0

8Dh.7~0 **TH1:** Timer1 data high byte

*Note:* See also Chapter 6 for more information on Timer0/1 interrupt enable and priority.

### 8.2 Timer2

Timer2 is controlled through the TCON2 register with the low and high bytes of Timer/Counter2 stored in TL2 and TH2 and the low and high bytes of the Timer2 reload/capture registers stored in RCAP2L and RCAP2H.



Timer2 Structure

SFR C8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>T2CON</b>	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	CT2N	CPRL2N
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

- C8h.7 TF2: Timer2 overflow flag  
Set by H/W when Timer/Counter 2 overflows unless RCLK=1 or TCLK=1. This bit must be cleared by S/W.
- C8h.6 EXF2: T2EX interrupt pin falling edge flag  
Set when a capture or a reload is caused by a negative transition on T2EX pin if EXEN2=1. This bit must be cleared by S/W.
- C8h.5 RCLK: keep this force 0
- C8h.4 TCLK: keep this force 0
- C8h.3 EXEN2: T2EX pin enable  
0: T2EX pin disable  
1: T2EX pin enable, it cause a capture or reload when a negative transition on T2EX pin is detected if RCLK=TCLK=0
- C8h.2 TR2: Timer2 run control  
0: Timer2 stops  
1: Timer2 runs
- C8h.1 CT2N: Timer2 Counter/Timer select bit  
0: Timer mode, Timer2 data increases at 2 System clock cycle rate  
1: Counter mode, Timer2 data increases at T2 pin's negative edge
- C8h.0 CPRL2N: Timer2 Capture/Reload control bit  
0: Reload mode, auto-reload on Timer2 overflows or negative transitions on T2EX pin if EXEN2=1.  
1: Capture mode, capture on negative transitions on T2EX pin if EXEN2=1.  
If RCLK=1 or TCLK=1, CPRL2N is ignored and timer is forced to auto-reload on Timer2 overflow.

SFR CAh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>RCP2L</b>	RCP2L							
R/W	R/W							
Reset	0	0	0	0	0	0	0	0

CAh.7~0 **RCP2L**: Timer2 reload/capture data low byte

SFR CBh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>RCP2H</b>	RCP2H							
R/W	R/W							
Reset	0	0	0	0	0	0	0	0

CBh.7~0 **RCP2H**: Timer2 reload/capture data high byte

SFR CCh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>TL2</b>	TL2							
R/W	R/W							
Reset	0	0	0	0	0	0	0	0

CCh.7~0 **TL2**: Timer2 data low byte


SFR CDh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>TH2</b>	TH2							
R/W	R/W							
Reset	0	0	0	0	0	0	0	0

CDh.7~0 **TH2**: Timer2 data high byte

*Note: See also Chapter 6 for more information on Timer2 interrupt enable and priority.*

### 8.3 Timer3

Timer3 works as a 16-bit time-base counter, which generates interrupts periodically. Besides, Timer3 increases itself periodically and automatically reloads a new "offset value" (TM3RLD) from SFR TM3RLD into MSB 8-bit data of Timer3. The counting range is from [TM3RLD, 00h] to FFFFh. Timer3 can be stopped counting if the CLR<sub>TM3</sub> bit is set. The Timer3 clock source is Slow clock (SRC or SXT) or FRC/512. This is ideal for real-time-clock (RTC) functionality when the clock source is SXT.



**Timer3 Structure**

SFR 94h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>OPTION</b>	–	TM3CKS	WDTPSC		ADCKS		SXTGAIN	
R/W	–	R/W	R/W		R/W		R/W	
Reset	–	0	0	0	0	0	0	0

94h.6 **TM3CKS:** Timer3 clock source select.  
 0: Slow Clock (SRC/SXT)  
 1: FRC/512 (32.4KHz)

SFR D7h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>TM3RLD</b>	TM3RLD							
R/W	R/W							
Reset	0	0	0	0	0	0	0	0

D7h.7~0 **TM3RLD:** 16-bit TM3 MSB 8-bit reload data  
 count range: [TM3RLD,00h]~FFFF

SFR 95h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>INTFLG</b>	LVDIF	CMPIF	–	ADIF	–	P32IF	PCIF	TF3
R/W	R/W	R/W	–	R/W	–	R/W	R/W	R/W
Reset	0	0	–	0	–	0	0	0

95h.0 **TF3:** Timer3 Interrupt Flag  
 Set by H/W when Timer3 counts to FFFFh. Cleared automatically when the program performs the interrupt service routine. S/W can write FEh to INTFLG to clear this bit.

*Note:* S/W can write 0 to clear a flag in the INTFLG, but writing 1 has no effect.

SFR F8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>AUX1</b>	CLRWDT	CLRTM3	–	ADSOC	CLRPWM0	CLRPWM1	–	DPSEL
R/W	R/W	R/W	–	R/W	R/W	R/W	–	R/W
Reset	0	0	–	0	1	1	–	0

F8h.6 **CLRTM3:** Set 1 to clear and hold Timer3, need S/W clear.

*Note:* also refer to Chapter 6 for more information about Timer3 Interrupt enable and priority.

## 9. UART

The UART uses SCON, SBUF\_TX and SBUF\_RX SFRs. SCON is the control register, SBUF\_TX and SBUF\_RX are the data register. Data is written to SBUF\_TX for transmission, while when SBUF\_RX is read, received data is obtained. The SBUF\_TX and SBUF\_RX are completely independent. Transmit and receive data are pinned in P0.0, P0.1, P0.2 P0.3, P3.0, P3.1, P3.5 or P3.6, the transmit pin is selected through pin mode, and the receive pin is selected via SFR UARTCON.

$F_{SYSCLK}$  denotes System clock frequency, the UART Baud Rate is calculated as below.

**UART Baud Rate setting:**

- **Mode 1, 3:**

$$\text{Baud Rate} = F_{SYSCLK} / 16 / \text{UARTBRP}$$

*Note: also refer to Chapter 6 for more information about UART Interrupt enable and priority.*

*Note: also refer to Chapter 7 for more details on UART pin mode settings.*

SFR A7h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>UARTCON</b>						UARTRXS		
R/W						R/W		
Reset	–	–	–	–	–	0	0	0

93h.7~4 **UARTRXS:** UART RXD pin select (TXD pin select by Pin Control)

- 000: RXD = P3.0
- 001: RXD = P3.1
- 010: RXD = P3.5
- 011: RXD = P3.6
- 100: RXD = P0.0
- 101: RXD = P0.1
- 110: RXD = P0.2
- 111: RXD = P0.3

SFR 98h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>SCON</b>	SM0	SM1	SM2	REN	TB8	RB8	TI	RI
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

98h.7~6 **SM0, SM1:** UART serial port mode select bit 0,1

- 00: Reserved
- 01: Mode1: 8 bit UART, Baud Rate is variable.
- 10: Reserved
- 11: Mode3: 9 bit UART, Baud Rate is variable.

98h.5 **SM2:** Serial port mode select bit 2

SM2 enables multiprocessor communication over a single serial line and modifies the above as follows. In Modes 2 & 3, if SM2 is set then the received interrupt will not be generated if the received ninth data bit is 0. In Mode 1, the received interrupt will not be generated unless a valid stop bit is received. In Mode 0, SM2 should be 0.

98h.4 **REN:** UART1 reception enable

- 0: Disable reception
- 1: Enable reception

98h.3 **TB8:** Transmit Bit 8, the ninth bit to be transmitted in Mode 2 and 3

98h.2 **RB8:** Receive Bit 8, contains the ninth bit that was received in Mode 2 and 3 or the stop bit is Mode 1 if SM2=0

98h.1 **TI:** Transmit interrupt flag

Set by H/W at the end of the eighth bit in Mode 0, or at the beginning of the stop bit in other modes. Must be cleared by S/W.

98h.0 **RI:** Receive interrupt flag  
 Set by H/W at the end of the eighth bit in Mode 0, or at the sampling point of the stop bit in other modes. Must be cleared by S/W.

SFR 99h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>SBUF</b>	SBUF_RX							
R/W	R							
Reset	-	-	-	-	-	-	-	-

99h.7~0 **SBUF\_RX:** UART receive data.  
 (Transmit data is written to this location and receive data is read from this location, but the paths are independent.)

SFR 99h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>SBUF</b>	SBUF_TX							
R/W	W							
Reset	-	-	-	-	-	-	-	-

99h.7~0 **SBUF\_TX:** UART transmit data.  
 (Transmit data is written to this location and receive data is read from this location, but the paths are independent.)

SFR DFh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>UARTBRP</b>	UARTBRP							
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

DFh.7~0 **UARTBRP:** Define UART Baud Rate prescaler.  
 $UART\ Baud\ Rate = F_{SYSCLK}/16/UARTBRP$

SFR A8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>IE</b>	EA	-	ET2	ES	ET1	EX1	ET0	EX0
R/W	R/W	-	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	-	0	0	0	0	0	0

A8h.4 **ES:** Serial Port (UART) interrupt enable  
 0: Disable Serial Port (UART) interrupt  
 1: Enable Serial Port (UART) interrupt


Fsys (Hz)	Expect Baud rate(bps)	UARTBRP	Generated Baud rate	Frequency offset (%)
18432000	4800	240	4800	0
18432000	9600	120	9600	0
18432000	19200	60	19200	0
18432000	38400	30	38400	0
18432000	57600	20	57600	0
18432000	115200	10	115200	0

### 10. PWMs

This Chip has one 16-bit PWM0 and six 8-bit PWM1~PWM6 modules, The PWM0 has independent 16-bit duty cycle control registers and 16-bit period registers. PWM1~PWM6 has independent 8-bit duty cycle control registers and shares a set of 8-bit period registers. PWM0 can generate a variable frequency waveform with 65536 duty cycle resolution based on the PWM clock. Although PWM1~PWM6 can only produce a resolution of 256 duty cycle, PWM1~PWM6 also has a PWM clock pre-divider, which can be used to add more variable frequency waveforms. The PWM clock can select FRC double frequency (FRC x 2), FRC or F<sub>SYSClk</sub> as its clock source. Users should pay attention to the setting; the period of PWM must be greater than duty.

The 16-bit PWM0PRD and PWM0D registers all have a low and high byte structure. The high bytes can be directly accessed, but as the low bytes can only be accessed via an internal 8-bit buffer, reading or writing to these register pairs must be carried out in a specific way. The important point to notes is that data transfer to and from the 8-bit buffer and its related low byte only takes place when write or read operation to its corresponding high bytes is executed. Briefly speaking, **write low byte first and then high byte; read high byte first and then low byte.**


Only PWM0 has dead zone control, which can be divided into PWM0P/PWM0N outputs, and the rest of PWM1~PWM6 have non-overlapping control. The user can set the pin mode to Mode11 (PWM CMOS Push-Pull Output, no High-sink Current) or Mode15 (PWM CMOS Push-Pull Output with High-sink Current) to the corresponding I/O pins. (see Chapter 7 for detail)



**PWM interrupt Structure**

### 10.1 PWM0

PWM0EN serves as the control enabling bit of PWM0. If PWM0EN is cleared, PWM0 will be cleared and stopped, otherwise PWM0 is running. CLRPWM0 bit has the same functionality. When setting the CLRPWM0 bit, clear PWM0 and keep it on, otherwise PWM0 is running. The PWM0 structure is shown in the figure below.



**PWM0 Structure**


The PWM0 duty cycle can be changed by writing to PWM0DH and PWM0DL. The PWM0 output signal resets to a low level whenever the 16-bit base counter matches the 16-bit PWM0 duty register {PWM0DH, PWM0DL}. The PWM0 period can be set by writing the period value to the PWM0PRDH and PWM0PRDL registers. After writing the PWM0D or PWM0PRD register, the new values will immediately save to their own buffer. H/W will update these values at the end of current period or while PWM0 is cleared. At the end of current period, H/W will set the PWM0IF bit and generate an interrupt if a PWM0 interrupt is enabled.

The PWM0 has two operation modes, normal mode and half-bridge mode. PWM0 output signal can be


output via PWM0P and PWM0N with four different modes. These two outputs are non-overlapped with time interval  $T_{NOV}$ . Non-overlapping time interval is also named as dead zone or dead band.  $T_{NOV}$  is determined by setting PWM0DZ bits. The value 0~15 of PWM0DZ map onto 0~15, 16 PWM0CLK cycles respectively. If PWM0DZ=0, PWM0 outputs is directly passed to PWM0P and PWM0N so that waveforms of them have the same duty cycle. Note that, if high pulse width or low pulse width of PWM0 output is shorter than  $T_{NOV}$ , the real waveforms of these two outputs will different from the expected waveforms. If the PWM0MSKE bit is set, the outputs can be masked to force output fix signal while S/W set the CLR PWM0 bit is set by H/W.

### 10.1.1 Normal Mode

The normal mode PWM is a simple structure, which switches its output high and low at uniform repeatable intervals. The PWM0D is the output duty cycle, and the output period is PWM0PRD+1. The output waveform of PWM0 is shown below.




**PWM0 normal mode output waveform (PWM0OM=0, PWM0DZ=0)**



**PWM0 normal mode output modes**

### 10.2 PWM1~PWM6

The Chip has six 8-bit PWM modules PWM1~PWM6. PWM1~6 are sharing period, clock source and interrupt (PWM1IF). The following takes PWM1 as an example for description. The PWM can generate varies frequency waveform with 256 duty resolution on the basis of the PWM clock. The PWM clock has a prescaler that can generate a PWM clock that is divided by 1 to 128. The PWM clock can select double frequency (FRC x 2), FRC or F<sub>SYSCLK</sub> as its clock source. Setting PWMOINV(B7h.7~2) can invert the output of PWM1~6.



**PWM1 Structure**

SFR 84h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>INTE2</b>	–	PWM1IE	PWM0IE	–	–	–	–	–
R/W	–	R/W	R/W	–	–	–	–	–
Reset	–	0	0	–	–	–	–	–

84h.6 **PWM1IE:** PWM1~PWM6 interrupt enable

- 0: Disable PWM1~PWM6 interrupt
- 1: Enable PWM1~PWM6 interrupt

84h.5 **PWM0IE:** PWM0 interrupt enable

- 0: Disable PWM0 interrupt
- 1: Enable PWM0 interrupt

SFR 85h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>INTFLG2</b>	–	PWM1IF	PWM0IF	–	–	–	–	–
R/W	–	R/W	R/W	–	–	–	–	–
Reset	–	0	0	–	–	–	–	–

85h.6 **PWM1IF:** PWM1~PWM6 interrupt flag

Set by H/W at the end of PWM1 period, S/W writes BFh to INTFLG2 to clear this flag.

85h.5 **PWM0IF:** PWM0 interrupt enable

Set by H/W at the end of PWM0 period, S/W writes DFh to INTFLG2 to clear this flag.

SFR A9h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>INTE1</b>	PWMIE	CMPIE	LVDIE	–	ADIE	–	PCIE	TM3IE
R/W	R/W	R/W	R/W	–	R/W	–	R/W	R/W
Reset	0	0	0	–	0	–	0	0

A9h.7 **PWMIE:** PWM0/PWM1~PWM6 interrupt enable  
 0: Disable PWM0/PWM1~PWM6 interrupt  
 1: Enable PWM0/PWM1~PWM6 interrupt

SFR A1h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>PWMCON</b>	PWM1CKS		PWM1EN	PWM0EN	PWM0CKS		PWM0NMSK	PWM0PMSK
R/W	R/W		R/W	R/W	R/W		<b>W</b>	<b>W</b>
Reset	0	0	0	0	0	0	0	0

A1h.7~6 **PWM1CKS:** PWM1~PWM6 clock source select  
 00: F<sub>SYSCLK</sub>  
 01: FRC/256  
 10: FRC  
 11: FRCx2 (V<sub>CC</sub>>2.5V)

A1h.5 **PWM1EN:** PWM1~PWM6 enable  
 0: PWM1~PWM6 disable  
 1: PWM1~PWM6 enable

A1h.4 **PWM0EN:** PWM0 enable  
 0: PWM0 disable  
 1: PWM0 enable

A1h.3~2 **PWM0CKS:** PWM0 clock source select  
 00: F<sub>SYSCLK</sub>  
 01: FRC/256  
 10: FRC  
 11: FRCx2 (V<sub>CC</sub>>2.5V)

A1h.1 **PWM0NMSK:** PWM0N mask data.  
 If CLRPWM0=1 and PMW0MSKE=1, PWM0N will output this mask data.

A1h.0 **PWM0PMSK:** PWM0P mask data.  
 If CLRPWM0=1 and PMW0MSKE=1, PWM0P will output this mask data.

SFR AFh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>PWMCON2</b>	–	PWM0MSKE	PWM0OM		PWM0DZ			
R/W	–	R/W	R/W		R/W			
Reset	–	0	0	0	0	0	0	0

AFh.6 **PWM0MSKE:** PWM0 mask output enable  
 0: Disable  
 1: Enable, PWM0P/PWM0N output data by PWM0PMSK/PWM0NMSK while CLRPWM0=1

AFh.5~4 **PWM0OM:** PWM0 output mode select  
 00: Mode0  
 01: Mode1  
 10: Mode2  
 11: Mode3

AFh.3~0 **PWM0DZ:** PWM0 dead zone T<sub>NOV</sub> setting  
 0000: 0 x T<sub>PWMCLK</sub>  
 0001: 1 x T<sub>PWMCLK</sub>  
 ...  
 1111: 15 x T<sub>PWMCLK</sub>

<b>SFR D1h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>PWM0DH</b>	PWM0DH							
R/W	R/W							
Reset	0	0	0	0	0	0	0	0

D1h.7~0 **PWM0DH**: PWM0 duty high byte  
 write sequence: PWMxDL then PWMxDH  
 read sequence: PWMxDH then PWMxDL

<b>SFR D2h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>PWM0DL</b>	PWM0DL							
R/W	R/W							
Reset	0	0	0	0	0	0	0	0

D2h.7~0 **PWM0DL**: PWM0 duty low byte  
 write sequence: PWMxDL then PWMxDH  
 read sequence: PWMxDH then PWMxDL

<b>SFR D4h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>PWM1D</b>	PWM1D							
R/W	R/W							
Reset	0	0	0	0	0	0	0	0

D4h.7~0 **PWM1D**: PWM1 duty

<b>SFR D6h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>PWM2D</b>	PWM2D							
R/W	R/W							
Reset	0	0	0	0	0	0	0	0

D6h.7~0 **PWM2D**: PWM2 duty

<b>SFR D9h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>PWM0PRDH</b>	PWM0PRDH							
R/W	R/W							
Reset	1	1	1	1	1	1	1	1

D9h.7~0 **PWM0PRDH**: PWM0 period high byte  
 write sequence: PWMxPRDL then PWMxPRDH  
 read sequence: PWMxPRDH then PWMxPRDL

<b>SFR DAh</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>PWM0PRDL</b>	PWM0PRDL							
R/W	R/W							
Reset	1	1	1	1	1	1	1	1

DAh.7~0 **PWM0PRDL**: PWM0 period low byte  
 write sequence: PWMxPRDL then PWMxPRDH  
 read sequence: PWMxPRDH then PWMxPRDL

<b>SFR DCh</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>PWM1PRD</b>	PWM1PRD							
R/W	R/W							
Reset	1	1	1	1	1	1	1	1

DCh.7~0 **PWM1PRD**: PWM1~PWM6 period

SFR DEh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>PWM3D</b>	PWM3D							
R/W	R/W							
Reset	0	0	0	0	0	0	0	0

DEh.7~0 **PWM3D**: PWM3 duty

SFR E2h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>PWM4D</b>	PWM4D							
R/W	R/W							
Reset	0	0	0	0	0	0	0	0

E2h.7~0 **PWM4D**: PWM4 duty

SFR EEh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>PWM5D</b>	PWM5D							
R/W	R/W							
Reset	0	0	0	0	0	0	0	0

EEh.7~0 **PWM5D**: PWM5 duty

SFR B6h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>PWM6D</b>	PWM6D							
R/W	R/W							
Reset	0	0	0	0	0	0	0	0

B6h.7~0 **PWM6D**: PWM6 duty

SFR B7h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>PWMOINV</b>	PWM6INV	PWM5INV	PWM4INV	PWM3INV	PWM2INV	PWM1INV		
R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0		

B7h.7 **PWM6INV**: PWM6 Inverse selection  
 0: disable inverse  
 1: enable inverse

B7h.6 **PWM5INV**: PWM5 Inverse selection  
 0: disable inverse  
 1: enable inverse

B7h.5 **PWM4INV**: PWM4 Inverse selection  
 0: disable inverse  
 1: enable inverse

B7h.4 **PWM3INV**: PWM3 Inverse selection  
 0: disable inverse  
 1: enable inverse

B7h.3 **PWM2INV**: PWM2 Inverse selection  
 0: disable inverse  
 1: enable inverse

B7h.2 **PWM1INV**: PWM1 Inverse selection  
 0: disable inverse  
 1: enable inverse

SFR EFh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>AUX3</b>	PWM1PSC			PRGD	WARMTIME	DACVREFS	–	–
R/W	R/W			R/W	R/W	R/W	–	–
Reset	0	0	0	0	0	0	–	–

EFh.7~5 **PWM1PSC:** PWM1~PWM6 clock pre-scaler select

- 0: div 1
- 1: div 2
- 2: div 4
- 3: div 8
- 4: div 16
- 5: div 32
- 6: div 64
- 7: div 128

SFR F8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>AUX1</b>	CLRWDT	CLRTM3	–	ADSOC	CLRPWM0	CLRPWM1	–	DPSEL
R/W	R/W	R/W	–	R/W	R/W	R/W	–	R/W
Reset	0	0	–	0	1	1	–	0

F8h.3 **CLRPWM0:** PWM0 clear enable

- 0: PWM0 is running
- 1: PWM0 is cleared and held

F8h.2 **CLRPWM1:** PWM1/PWM2/PWM3/PWM4/PWM5/PWM6 clear enable

- 0: PWM1/PWM2/PWM3/PWM4/PWM5/PWM6 is running
- 1: PWM1/PWM2/PWM3/PWM4/PWM5/PWM6 is cleared and held

*Note:* also refer to Chapter 6 for more information about PWM Interrupt enable and priority.


*Note:* also refer to Chapter 7 for more details on PWM pin mode settings.

### 11. ADC


The Chip offers a 12-bit ADC consisting of a 22-channel analog input multiplexer, control register, clock generator, 12-bit successive approximation register, and output data register. Generally, ADC clock frequency is less than 4 MHz, user can refer to Electrical Characteristics Chapter for detail.

To use the ADC, set the ADCKS bits first to choose a proper ADC clock frequency. Then, user launch the ADC conversion by setting the ADSOC bit, and H/W will automatic clear it at the end of the conversion. After the end of the conversion, H/W will set the ADIF bit and generate an interrupt if an ADC interrupt is enabled. The ADIF bit can be cleared by writing 0 to this bit or set ADSOC bit. The analog input level must remain within the range from  $V_{SS}$  to  $V_{CC}$ .

Using the ADCVREFS option, the ADC internal reference voltage source ( $V_{REF}$ ) can be selected as  $V_{CC}$  or  $V_{BG}$ .




ADC Structure



ADC Interrupt Structure


### 11.1 ADC Channels

The ADC channels are connected to the analog input pins via the analog switch multiplexer. The analog switch multiplexer is controlled by ADCHS register. The Chip offers up to 22 I/O input pins. In addition, there are 3 internal reference voltages ( $V_{BG}$ , DAC and  $V_{CC}/4$ ). When ADCHS is set to 01110b, the analog input will connect to  $V_{BG}$ , when ADCHS is set to 10110b, the analog input will connect to P1.2 input pin. At this time, P1.2 must also be set to ADC channel mode. For example, the lower 4 bits of P1MOD32 should be set to 0011b.



### 11.2 ADC Conversion Time

The conversion time is the time required for the ADC to convert the voltage. The ADC requires two ADC clock cycles to convert each bit and several clock cycles to sample and hold the input voltage. A total of 21 ADC clock cycles are required to perform the complete conversion. When the conversion time is complete, the ADIF interrupt flag is set by H/W, and the result is loaded into the ADCDH and ADCDL registers of the 12-bit A/D result.



SFR A9h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTE1	PWMIE	–	CMPIE	LVDIE	ADIE	–	PCIE	TM3IE
R/W	R/W	–	R/W	R/W	R/W	–	R/W	R/W
Reset	0	–	0	0	0	–	0	0

A9h.3 **ADIE:** ADC Interrupt enable control  
 0: disable ADC interrupt  
 1: enable ADC interrupt

SFR 94h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
OPTION	–	TM3CKS	WDTPSC		ADCKS		SXTGAIN	
R/W	–	R/W	R/W		R/W		R/W	
Reset	–	0	0	0	0	0	0	0

94h.3~2 **ADCKS:** ADC clock rate select  
 00:  $F_{SYSCLK}/32$   
 01:  $F_{SYSCLK}/16$   
 10:  $F_{SYSCLK}/8$   
 11:  $F_{SYSCLK}/4$

SFR 95h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTFLG	LVDIF	CMPIF	–	ADIF	–	P32IF	PCIF	TF3
R/W	R/W	R/W	–	R/W	–	R/W	R/W	R/W
Reset	0	0	–	0	–	0	0	0

95h.4 **ADIF:** ADC interrupt flag  
 Set by H/W at the end of ADC conversion. S/W writes EFh to INTFLG or sets the ADSOC bit to clear this flag.

SFR AAh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
---------	-------	-------	-------	-------	-------	-------	-------	-------

<b>ADC DL</b>	ADC DL				–	–	–	–
R/W	R				–	–	–	–
Reset	–	–	–	–	–	–	–	

AAh.7~4 **ADC DL**: ADC data bit 3~0

<b>SFR ABh</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>ADC DH</b>	ADC DH							
R/W	R							
Reset	–	–	–	–	–	–	–	–

ABh.7~0 **ADC DH**: ADC data bit 11~4

<b>SFR AEh</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>ADC HSEL</b>	ADC HS					ADC VREFS	ADC VBGs	
R/W	R/W					R/W	R/W	
Reset	1	1	1	1	1	0	0	0

AEh.7~3 **ADC HS**: ADC channel select

00000: AD0 (P1.4)	01101: AD13 (P0.5)
00001: AD1 (P1.5)	01110: AD14 VBG
00010: AD2 (P3.0)	01111: AD15 (P3.7)
00011: AD3 (P3.1)	10000: AD16 (P3.6)
00100: AD4 (P1.6)	10001: AD17 (P3.5)
00101: AD5 (P1.7)	10010: AD18 VCC/4
00110: AD6 (P3.2)	10011: AD19 (P3.4)
00111: AD7 (P3.3)	10100: AD20 (P1.0)
01000: AD8 (P0.0)	10101: AD21 (P1.1)
01001: AD9 (P0.1)	10110: AD22 (P1.2)
01010: AD10 (P0.2)	10111: AD23 (P1.3)
01011: AD11 (P0.3)	others: reserved
01100: AD12 (P0.4)	

AEh.2 **ADC VREFS**: ADC reference voltage select

0: V<sub>CC</sub>

1: V<sub>BG</sub>

AEh.1~0 **ADC VBGs**: V<sub>BG</sub> voltage select (for ADC)

00: 1.18V

01: 2.0V

10: 3.0V

11: 4.0V

<b>SFR F8h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>AUX1</b>	CLRWDT	CLRTM3	–	ADSOC	CLRPWM0	CLRPWM1	–	DPSEL
R/W	R/W	R/W	–	R/W	R/W	R/W	–	R/W
Reset	0	0	–	0	1	1	–	0

F8h.4 **ADSOC**: Start ADC conversion

Set the ADSOC bit to start ADC conversion, and the ADSOC bit will be cleared by H/W at the end of conversion. S/W can also write 0 to clear this flag.

**Note:** See also Chapter 6 for more information on ADC interrupt enable and priority.

**Note:** Also refer to Chapter 7 for more details on ADC pin input settings.


## 12. Comparator (CMP)

This chip features a comparator (CMP) with a built-in 5-bit DAC module whose output is accessible from the CMP's negative input port. SVL (C5h.4~0) allows selection of a suitable voltage level for normal operation in user applications, altering the resistance to convert the voltage value. Setting PDDAC=1 (C5h.7) puts the DAC into power-down mode. Setting PDCMP=1 (C6h.7) puts the CMP into power-down mode. The CMP's positive input source, like the ADC channel, is selectable via the ADCHS register.

The comparator's hysteresis voltage is approximately  $V_{HYS\_CMP}$ , which can be enabled or disabled by setting CMPHYS (C6h.5). Please refer to the "[Comparator Characteristics](#)" table for  $V_{HYS\_CMP}$  (left-click the link to access this page). Enabling the comparator's hysteresis is recommended.

The comparator's raw output (CMPOX) can be read via bit CMPOX (C6h.6). The chip provides a debouncing module to debouncing the CMPOX signal; the user can select the debouncing time via CMPDBS (C6h.1~0). The debouncing output signal can be inverted or non-inverted via CMPINV (C6h.4) to generate the CMPO signal. CMPO can be output to pin (P3.6) by setting P3MOD6=14.


CMPO is also the trigger source for the interrupt trigger module, used to generate the interrupt flag CMPIF (95h.6). The trigger mode is selected by CMPTRIG (C6h.3~2). An interrupt flag is still generated when the comparator is powered off. Therefore, the interrupt flag must be cleared each time the CMP module is turned on to prevent the use of a dummy flag.



Comparator Structure

### 12.1 PWM triggers CMP

When PDCMP (C6h.7) = 1 enter CMP power-down mode, the PWM-triggered CMP mechanism can be started by setting the PWMTGCTL (B3h) and DLYCNT (B4h) registers to enable CMP comparison. PWMCMPEN (B3h=1) enables PWM-triggered CMP comparison. Setting PWMCMP5 (B3h.6~4) allows selection of one of the PWM channels (PWM0~PWM6) to trigger CMP comparison. The PWM-triggered CMP mechanism starts the CMP comparator (PWMTGCMP=1) when the PWM counter reaches the set PWM duty cycle plus the DLYCNT value, and stops the CMP comparator (PWMTGCMP=0) when the PWM counter is greater than the PWM period minus the DLYCNT value.



PWM triggers CMP operation

SFR A9h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTE1	PWMIE	CMPIE	LVDIE	–	ADIE	–	PCIE	TM3IE
R/W	R/W	R/W	R/W	–	R/W	–	R/W	R/W
Reset	0	0	0	–	0	–	0	0

A9h.6 **CMPIE**: CMP interrupt enable  
 0: Disable CMP interrupt  
 1: Enable CMP interrupt

SFR 95h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTFLG	LVDIF	CMPIF	–	ADIF	–	P32IF	PCIF	TF3
R/W	R/W	R/W	–	R/W	–	R/W	R/W	R/W
Reset	0	0	–	0	–	0	0	0

95h.6 **CMPIF**: CMP interrupt flag  
 Set by H/W while CMPO match trigger condition. It is cleared automatically when the program performs the interrupt service routine. S/W writes BFh to INTFLG to clear this flag.

SFR B3h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PWMTGCTL	PWMCMPW	PWMCMP5			PWMCMPEN	-		
R/W	R	RW	RW	RW	R/W	-		
Reset	0	0	0	0	0	-	-	-

- B3h.7 **PWMCMPW**: PWM trigger status  
 0: PWM not triggered CMP  
 1: PWM triggering CMP operation
- B3h.6~4 **PWMCMP5**: PWM0~6 Trigger comparator selection  
 000:PWM0, 001:PWM1, 010:PWM2, 011:PWM3  
 100:PWM4, 101:PWM5, 110:PWM6, 111:reserved
- B3h.3 **PWMCMPEN**: PWM trigger comparator enable  
 0:disable  
 1:enable

SFR B4h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
DLYCNT	DLYCNT							
R/W	R/W							
Reset	0	0	0	0	0	0	0	0

- B4h.7~0 **DLYCNT**: PWM Duty cycle matching and startup delay time  
 The comparator is started after the PWM counter, duty cycle, and delay time are matched.  
 The comparator is turned off after the PWM counter matches the period minus the delay time.

SFR C6h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CMPCON	PDCMP	CMPOX	CMPHYS	CMPINV	CMPTRIG		CMPDBS	
R/W	R/W	R	R/W	R/W	R/W		R/W	
Reset	1	1	0	0	0	0	0	0

- C6h.7 **PDCMP**: Comparator enable control  
 0: enable Comparator  
 1: disable Comparator
- C6h.6 **CMPOX**: Comparator original output (CMPOX) status  
 0:  $V_{CMPP} < V_{CMPN}$   
 1:  $V_{CMPP} > V_{CMPN}$  or PDCMP =1
- C6h.5 **CMPHYS**: Comparator Hysteresis Control  
 0: disable  
 1: enable
- C6h.4 **CMPINV**: Comparator de-bounce output invert select  
 0: no invert  
 1: invert
- C6h.3~2 **CMPTTRIG**: Comparator interrupt trigger mode  
 00: Rising edge  
 01: Falling edge  
 10: Both edge  
 11: High level
- C6h.1~0 **CMPTDBS**: Comparator original output (CMPOX) de-bounce time  
 00: none  
 01:  $4 F_{SYSCLK}$   
 10:  $8 F_{SYSCLK}$   
 11:  $16 F_{SYSCLK}$

SFR C5h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>DACTL</b>	PDDAC	–	–	SVL				
R/W	R/W	–	–	R/W				
Reset	1	0	0	0	0	0	0	0

C5h.7 **PDDAC:** DAC enable control

0:enable DAC

1:disable DAC

C5h.4~0 **SVL:** select DAC output voltage

0\_0000: 0/32 \*Reference source

0\_0001: 1/32 \*Reference source

0\_0010: 2/32 \*Reference source

...

1\_1101:29/32 \*Reference source

1\_1110:30/32 \*Reference source


1\_1111:31/32 \*Reference source

*Note:* See also Chapter 6 for more information on CMP interrupt enable and priority.

*Note:* Also refer to Chapter 7 for more details on CMP pin input settings.


### 13. S/W Controller LCD Driver

The TM52F6224 supports S/W-controlled LCD drivers. All I/O pins can be set to COM, allowing users to flexibly adjust the COM and SEG pins to drive a (maximum) 121-dot LCD panel via 11 Commons (COM) and 11 Segments (SEG). The TM52F6224's LCD driver can only drive with a 1/2 bias, achieved by setting the corresponding pin mode to mode 15 (see Section 7). Refer to the following diagram for the relevant circuitry.





LCD bias circuit

The frequency of any repeating waveform output on the COM pin can be used to represent the LCD frame rate. The figure below shows an LCD frame.



S/W Controlled SC00~ SC03 Scanning


1/4 Duty, 1/2 Bias Output Waveform



### 14. In Circuit Emulation (ICE) Mode

This device can support the In Circuit Emulation Mode. To use the ICE Mode, user just needs to connect P3.0 and P3.1 pin to the tenx proprietary EV Module. The benefit is that user can emulate the whole system without changing the on board target device. But there are some limits for the ICE mode as below.

1. The device must be un-protect.
2. The device's P3.0 and P3.1 pins must work in input Mode (P3MOD0 = 0/1 and P3MOD1=0/1).
3. The Program Memory's addressing space 2D00h~2FFFh and 0033h~003Ah are occupied by tenx EV module. So user Program cannot access these spaces.
4. The T-Link communication pin's function cannot be emulated.
5. The P3.0 and P3.1 pin's can be replaced by P0.0 and P0.1. (Only emulation can be replaced, mass production writer only supports P3.0/P3.1)
6. The VCC level is controlled by HT-Link module.



16K Bytes program memory	
0000h	Reset / Interrupt Vector
007Fh	
0080h	User Code area
2CFFh	
2D00h	
2FFFh	ICE mode reserve area
3000h	User Code area
3FEFh	
3FF0h	tenx reserve area
3FFAh	CFGBG
3FFBh	CFGWL (FRC)
3FFDh	CFGWH
3FFFh	

TM52F6224

**SFR & CFGW Map**

Adr	RST	NAME	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
80h	0000-0000	<b>P0</b>	P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0
81h	0000-0111	<b>SP</b>	SP							
82h	0000-0000	<b>DPL</b>	DPL							
83h	0000-0000	<b>DPH</b>	DPH							
84h	x00x-xxxx	<b>INTE2</b>	—	PWM1IE	PWM0IE	—	—	—	—	—
85h	x00x-xxxx	<b>INTFLG2</b>	—	PWM1IF	PWM0IF	—	—	—	—	—
86h	xxxx-xxxx	—	—							
87h	xxxx-0000	<b>PCON</b>	—	—	—	—	GF1	GF0	PD	IDL
88h	0000-0000	<b>TCON</b>	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
89h	0000-0000	<b>TMOD</b>	GATE1	CT1N	TMOD1		GATE0	CT0N	TMOD0	
8Ah	0000-0000	<b>TL0</b>	TL0							
8Bh	0000-0000	<b>TL1</b>	TL1							
8Ch	0000-0000	<b>TH0</b>	TH0							
8Dh	0000-0000	<b>TH1</b>	TH1							
8Eh	xxxx-xxxx	—	—							
8Fh	xxxx-xxxx	—	—							
90h	1111-1111	<b>P1</b>	P1.7	P1.6	P1.5	P1.4	P1.3	P1.2	P1.1	P1.0
91h	0001-0001	<b>P0MOD10</b>	P0MOD1				P0MOD0			
92h	0001-0001	<b>P0MOD32</b>	P0MOD3				P0MOD2			
93h	0001-0001	<b>P0MOD54</b>	P0MOD5				P0MOD4			
94h	x000-0000	<b>OPTION</b>	—	TM3CKS	WDTPSC		ADCKS		SXTGAIN	
95h	00x0-0x00	<b>INTFLG</b>	LVDIF	CMPIF	—	ADIF	—	P32IF	PCIF	TF3
96h	xxxx-xxxx	—	—							
97h	xxxx-xx0x	<b>SWCMD</b>	SWRST / WDTO / IAPALL							
98h	0100-0000	<b>SCON</b>	SM0	SM1	SM2	REN	TB8	RB8	TI	RI
99h	xxxx-xxxx	<b>SBUF</b>	SBUF_RX / SBUF_TX							
9Ah	0001-0001	<b>P1MOD10</b>	P1MOD1				P1MOD0			
9Bh	0001-0001	<b>P1MOD32</b>	P1MOD3				P1MOD2			
9Ch	0001-0001	<b>P1MOD54</b>	P1MOD5				P1MOD4			
9Dh	0001-0001	<b>P1MOD76</b>	P1MOD7				P1MOD6			
9Eh	xxxx-xxxx	—	—							
9Fh	xxxx-xxxx	—	—							
A0h	1111-1111	—	—	—	—	—	—	—	—	—
A1h	0000-0000	<b>PWMCON</b>	PWM1CKS		PWM1EN	PWM0EN	PWM0CKS		PWM0NMSK	PWM0PMSK
A2h	0001-0001	<b>P3MOD10</b>	P3MOD1				P3MOD0			
A3h	0001-0001	<b>P3MOD32</b>	P3MOD3				P3MOD2			
A4h	0001-0001	<b>P3MOD54</b>	P3MOD5				P3MOD4			
A5h	0001-0001	<b>P3MOD76</b>	P3MOD7				P3MOD6			
A6h	x000-0000	<b>PINMOD</b>	HSNK2EN	HSNK1EN	HSNK0EN	—	IODR		P32CFG	
A7h	0001-0001	<b>UARTCON</b>	—				UARTRXS			
A8h	0x00-0000	<b>IE</b>	EA	—	ET2	ES	ET1	EX1	ET0	EX0
A9h	0000-0000	<b>INTE1</b>	PWMIE	CMPIE	LVDIE	—	ADIE	—	PCIE	TM3IE
AAh	xxxx-xxxx	<b>ADCGL</b>	ADCGL				—			
ABh	xxxx-xxxx	<b>ADCDH</b>	ADCDH							
ACH	xxxx-xxxx	—	—							
ADh	xxxx-xxxx	—	—							
Aeh	1111-1000	<b>ADCHSEL</b>	ADCHS				ADCVREFS	ADCVBGS		
Afh	0000-0000	<b>PWMCON2</b>	—	PWM0MSKE	PWM00M		PWM0DZ			

Adr	RST	NAME	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
B0h	1111-1111	<b>P3</b>	P3.7	P3.6	P3.5	P3.4	P3.3	P3.2	P3.1	P3.0
B1h	xxxx-xxxx	-								
B2h	xxxx-xxxx	-								
B3h	xxxx-xxxx	<b>PWMTGCTL</b>	PWMCMPW	PWMCMPS			PWMCMPEN	-		
B4h	xxxx-xxxx	<b>DLYCNT</b>	DLYCNT							
B5h	xxxx-xxxx	-								
B6h	0000-0000	<b>PWM6D</b>	PWM6D							
B7h	0000-0000	<b>PWMOINV</b>	PWM6INV	PWM5INV	PWM4INV	PWM3INV	PWM2INV	PWM1INV		
B8h	xx00-0000	<b>IP</b>	-	-	PT2	PS	PT1	PX1	PT0	PX0
B9h	xx00-0000	<b>IPH</b>	-	-	PT2H	PSH	PT1H	PX1H	PT0H	PX0H
BAh	0000-0000	<b>IP1</b>	PPWM	PCMP	PLVD	-	PADI	-	PPC	PT3
BBh	0000-0000	<b>IP1H</b>	PPWMH	PCMPH	PLVDH	-	PADIH	-	PPCH	PT3H
BCh	xxxx-xxxx	-								
BDh	xxxx-xxxx	-								
BEh	xxxx-xxxx	-								
BFh	xxxx-xxxx	-								
C0h	xxxx-xxxx	-								
C1h	xxxx-xxxx	-								
C2h	xxxx-xxxx	-								
C3h	xxxx-xxxx	-								
C4h	xx00-0000	<b>LVDDT</b>	-	-	LVDDT					
C5h	0000-0000	<b>DACTL</b>	PDDAC	-			SVL			
C6h	1110-0000	<b>CMPCON</b>	PDCMP	CMPOX	CMPHYS	CMPINV	CMPTRIG		CMPDBS	
C7h	xxxx-xxxx	-								
C8h	0000-0000	<b>T2CON</b>	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	CT2N	CPRL2N
C9h	0000-xxxx	<b>IAPCON</b>	IAPCON / IAPWE / INFOWE / IAPTO							
CAh	0000-0000	<b>RCP2L</b>	RCP2L							
CBh	0000-0000	<b>RCP2H</b>	RCP2H							
CCh	0000-0000	<b>TL2</b>	TL2							
CDh	0000-0000	<b>TH2</b>	TH2							
CEh	xxxx-xxxx	-								
CFh	xxxx-xxxx	-								
D0h	0000-0000	<b>PSW</b>	CY	AC	F0	RS1	RS0	OV	F1	P
D1h	1000-0000	<b>PWM0DH</b>	PWM0DH							
D2h	0000-0000	<b>PWM0DL</b>	PWM0DL							
D3h	xxxx-xxxx	-								
D4h	1000-0000	<b>PWM1D</b>	PWM1D							
D5h	xxxx-xxxx	-								
D6h	1000-0000	<b>PWM2D</b>	PWM2D							
D7h	0000-0000	<b>TM3RLD</b>	TM3RLD							
D8h	0x10-0011	<b>CLKCON</b>	SCKTYPE	-	STPSCK	STPPCK	STPFCK	SELFCK	CLKPSC	
D9h	1111-1111	<b>PWM0PRDH</b>	PWM0PRDH							
DAh	1111-1111	<b>PWM0PRDL</b>	PWM0PRDL							
DBh	xxxx-xxxx	-								
DCh	1111-1111	<b>PWM1PRD</b>	PWM1PRD							
DDh	xxxx-xxxx	-								
DEh	1000-0000	<b>PWM3D</b>	PWM3D							
DFh	0000-0000	<b>UARTBRP</b>	UARTBRP							
E0h	0000-0000	<b>ACC</b>	ACC.7	ACC.6	ACC.5	ACC.4	ACC.3	ACC.2	ACC.1	ACC.0
E1h	000x-0100									

Adr	RST	NAME	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
E2h	0000-0000	<b>PWM4D</b>	PWM4D							
E3h	xxx0-0000	<b>LVRCON</b>	–	PORPD_SAV	PORPD	LVRPD	LVRSEL			
E4h	0000-0000	<b>LVDCON</b>	LVDM	LVDO	LVDHYS	LVDPD	LVDSSEL			
E5h	0000-0x00	<b>EFTCON</b>	EFT2CS	EFT1CS	EFT1S		EFTSLOW	–	EFTWOUT	CKHLDE
E6h	xxxx-xxxx	–	–							
E7h	xxxx-xxxx	–	–							
E8h	xxxx-xxxx	–	–							
E9h	xxxx-xxxx	–	–							
EAh	xxxx-xxxx	–	–							
EBh	xxxx-xxxx	–	–							
ECh	xxxx-xxxx	–	–							
EDh	xxxx-xxxx	–	–							
EEh	1000-0000	<b>PWM5D</b>	PWM5D							
EFh	0000-00xx	<b>AUX3</b>	PWM1PSC			PRGD	WARMTIME	–	FJMPE	FJMPS
F0h	0000-0000	<b>B</b>	B.7	B.6	B.5	B.4	B.3	B.2	B.1	B.0
F1h	xxxx-xxxx	–	–							
F2h	xxxx-xxxx	–	–							
F3h	xxxx-xxxx	–	–							
F4h	xxxx-xxxx	–	–							
F5h	xxxx-xxxx	<b>CFGBG</b>	–	–	–	BGTRIM				
F6h	xxxx-xxxx	<b>CFGWL</b>	–	FRCF						
F7h	0000-x11x	<b>AUX2</b>	WDTE		PWRSVAV	VBGOUT	–	IAPTE		–
F8h	00x0-1100	<b>AUX1</b>	CLRWDT	CLRTM3	–	ADSOC	CLRPWM0	CLRPWM1	–	DPSEL

Flash Address	NAME	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
3FFB	<b>CFGBG</b>	–	–	–	BGTRIM				
3FFD	<b>CFGWL</b>	–	FRCTRIM						
3FFFh	<b>CFGWH</b>	PROT	XRSTE	LVR				–	

**SFR & CFGW DESCRIPTION**

Adr	SFR	Bit#	Bit Name	R/W	Rst	Description
80h	<b>P0</b>	7~0	P0	R/W	FFh	Port0 data
81h	<b>SP</b>	7~0	SP	R/W	07h	Stack Point
82h	<b>DPL</b>	7~0	DPL	R/W	00h	Data Point low byte
83h	<b>DPH</b>	7~0	DPH	R/W	00h	Data Point high byte
84h	<b>INTE2</b>	6	PWM1IE	R/W	0	PWM1 interrupt enable 0: Disable PWM1 interrupt 1: Enable PWM1 interrupt
		5	PWM0IE	R/W	0	PWM0 interrupt enable 0: Disable PWM0 interrupt 1: Enable PWM0 interrupt
85h	<b>INTFLG2</b>	6	PWM1IF	R/W	0	PWM1 interrupt flag Set by H/W at the end of PWM1 period, S/W writes BFh to INTFLG2 to clear this flag.
		5	PWM0IF	R/W	0	PWM0 interrupt enable Set by H/W at the end of PWM0 period, S/W writes DFh to INTFLG2 to clear this flag.
87h	<b>PCON</b>	3	GF1	R/W	0	General purpose flag bit
		2	GF0	R/W	0	General purpose flag bit
		1	PD	R/W	0	Power down control bit, set 1 to enter HALT/STOP mode
		0	IDL	R/W	0	Idle control bit, set 1 to enter IDLE mode
88h	<b>TCON</b>	7	TF1	R/W	0	Timer1 overflow flag Set by H/W when Timer/Counter 1 overflows. Cleared by H/W when CPU vectors into the interrupt service routine.
		6	TR1	R/W	0	Timer1 run control. 1: timer runs; 0: timer stops
		5	TF0	R/W	0	Timer0 overflow flag Set by H/W when Timer/Counter 0 overflows. Cleared by H/W when CPU vectors into the interrupt service routine.
		4	TR0	R/W	0	Timer0 run control. 1:timer runs; 0:timer stops
		3	IE1	R/W	0	External Interrupt 1 (INT1 pin) edge flag Set by H/W when an INT1 pin falling edge is detected. Cleared by H/W when CPU vectors into the interrupt service routine.
		2	IT1	R/W	0	External Interrupt 1 control bit 0: Low level active (level triggered) for INT1 pin 1: Falling edge active (edge triggered) for INT1 pin
		1	IE0	R/W	0	External Interrupt 0 (INT0 pin) edge flag Set by H/W when an INT0 pin falling edge is detected. Cleared by H/W when CPU vectors into the interrupt service routine.
		0	IT0	R/W	0	External Interrupt 0 control bit 0: Low level active (level triggered) for INT0 pin 1: Falling edge active (edge triggered) for INT0 pin
89h	<b>TMOD</b>	7	GATE1	R/W	0	Timer1 gating control bit 0: Timer1 enable when TR1 bit is set 1: Timer1 enable only while the INT1 pin is high and TR1 bit is set
		6	CT1N	R/W	0	Timer1 Counter/Timer select bit 0: Timer mode, Timer1 data increases at 2 System clock cycle rate 1: Counter mode, Timer1 data increases at T1 pin's negative edge
		5~4	TMOD1	R/W	00	Timer1 mode select 00: 8-bit timer/counter (TH1) and 5-bit prescaler (TL1) 01: 16-bit timer/counter 10: 8-bit auto-reload timer/counter (TL1). Reloaded from TH1 at overflow. 11: Timer1 stops
		3	GATE0	R/W	0	Timer0 gating control bit 0: Timer0 enable when TR0 bit is set 1: Timer0 enable only while the INT0 pin is high and TR0 bit is set
		2	CT0N	R/W	0	Timer0 Counter/Timer select bit 0: Timer mode, Timer0 data increases at 2 System clock cycle rate 1: Counter mode, Timer0 data increases at T0 pin's negative edge
		1~0	TMOD0	R/W	00	Timer0 mode select

Adr	SFR	Bit#	Bit Name	R/W	Rst	Description
						00: 8-bit timer/counter (TH0) and 5-bit prescaler (TL0) 01: 16-bit timer/counter 10: 8-bit auto-reload timer/counter (TL0). Reloaded from TH0 at overflow. 11: TL0 is an 8-bit timer/counter. TH0 is an 8-bit timer/counter using Timer1's TR1 and TF1 bits.
8Ah	<b>TL0</b>	7~0	TL0	R/W	00h	Timer0 data low byte
8Bh	<b>TL1</b>	7~0	TL1	R/W	00h	Timer1 data low byte
8Ch	<b>TH0</b>	7~0	TH0	R/W	00h	Timer0 data high byte
8Dh	<b>TH1</b>	7~0	TH1	R/W	00h	Timer1 data high byte
90h	<b>P1</b>	7~0	P1	R/W	FFh	Port1 data
91h	<b>P0MOD10</b>	7~4	P0MOD1	R/W	0001	P0.1 Pin Control 0000~1111: Mode0~Mode15, see PINMODE table 7.1
		3~0	P0MOD0	R/W	0001	P0.0 Pin Control 0000~1111: Mode0~Mode15, see PINMODE table 7.1
92h	<b>P0MOD32</b>	7~4	P0MOD3	R/W	0001	P0.3 Pin Control 0000~1111: Mode0~Mode15, see PINMODE table 7.1
		3~0	P0MOD2	R/W	0001	P0.2 Pin Control 0000~1111: Mode0~Mode15, see PINMODE table 7.1
93h	<b>P0MOD54</b>	7~4	P0MOD5	R/W	0001	P0.5 Pin Control 0000~1111: Mode0~Mode15, see PINMODE table 7.1
		3~0	P0MOD4	R/W	0001	P0.4 Pin Control 0000~1111: Mode0~Mode15, see PINMODE table 7.1
94h	<b>OPTION</b>	6	TM3CKS	R/W	0	Timer3 clock source select. 0: Slow Clock (SRC/SXT) 1: FRC/512 (36KHz)
		5~4	WDTPSC	R/W	00	Watchdog Timer pre-scalar time select 00: 508ms WDT overflow rate 01: 260ms WDT overflow rate 10: 130ms WDT overflow rate 11: 70ms WDT overflow rate
		3~2	ADCKS	R/W	00	ADC clock rate select 00: F <sub>SYSCLK</sub> /32 01: F <sub>SYSCLK</sub> /16 10: F <sub>SYSCLK</sub> /8 11: F <sub>SYSCLK</sub> /4
		1~0	SXTGAIN	R/W	00	SXT oscillator gain 00=Lowest gain, 11=Highest Gain
95h	<b>INTFLG</b>	7	LVDIF	R/W	0	LVD interrupt flag Set by H/W when V <sub>CC</sub> less than the LVD voltage. S/W writes 7Fh to INTFLG to clear this flag.
		6	CMPIF	R/W	0	CMP interrupt flag Set by H/W while CMPO match trigger condition. It is cleared automatically when the program performs the interrupt service routine. S/W writes BFh to INTFLG to clear this flag.
		4	ADIF	R/W	0	ADC interrupt flag Set by H/W at the end of ADC conversion. S/W writes EFh to INTFLG or sets the ADSOC bit to clear this flag.
		2	P32IF	R/W	0	Port3.2 pin level change flag When the level of the Port3.2 pin changes, PCIF will be set to 1, and P32IF will also be set to 1 by hardware. This flag can be cleared by writing to FBh in the S/W switch. Clearing PCIF in the S/W switch will also clear this flag.
		1	PCIF	R/W	0	Port0~3 pin change Interrupt flag Set by H/W when a Port0~3 pin state change is detected and its interrupt enable bit is set. PCIE does not affect this flag's setting. It is cleared automatically when the program performs the interrupt service routine. S/W can write FDh to INTFLG to clear this bit.
0	TF3	R/W	0	Timer3 interrupt flag. Set by H/W when Timer3 reaches TM3PSC setting cycles. It is cleared automatically when the program performs the interrupt service routine. S/W can write FEh to INTFLG to clear this bit.		

Adr	SFR	Bit#	Bit Name	R/W	Rst	Description
97h	SWCMD	7~0	SWRST	W		Write 56h to generate S/W Reset
		7~0	IAPALL	W		Write 65h to set IAPALL flag. Write other value to clear IAPALL flag.
		1	WDTO	R	0	Watchdog Time-Out flag
		0	IAPALL	R	0	Flag indicates Flash can be written by IAP or not 0: Flash IAP only can write IAP-free area. 1: Flash IAP can write IAP-all area.
98h	SCON	7	SM0	R/W	0	UART Serial port mode select bit 0, 1 (SM0, SM1) = 00: Reserved 01: Mode1: 8 bit UART, Baud Rate is variable. 10: Reserved 11: Mode3: 9 bit UART, Baud Rate is variable.
		6	SM1	R/W	1	
		5	SM2	R/W	0	UART Serial port mode select bit 2 SM2 enables multiprocessor communication over a single serial line and modifies the above as follows. In Modes 2 & 3, if SM2 is set then the received interrupt will not be generated if the received ninth data bit is 0. In Mode 1, the received interrupt will not be generated unless a valid stop bit is received. In Mode 0, SM2 should be 0.
		4	REN	R/W	0	Set 1 to enable UART Reception
		3	TB8	R/W	0	Transmitter bit 8, ninth bit to transmit in Modes 2 and 3
		2	RB8	R/W	0	Receive Bit 8, contains the ninth bit that was received in Mode 2 and 3 or the stop bit is Mode 1 if SM2=0
		1	TI	R/W	0	Transmit Interrupt flag Set by H/W at the end of the eighth bit in Mode 0, or at the beginning of the stop bit in other modes. Must be cleared by S/W
		0	RI	R/W	0	Receive Interrupt flag Set by H/W at the end of the eighth bit in Mode 0, or at the sampling point of the stop bit in other modes. Must be cleared by S/W.
99h	SBUF	7~0	SBUF_TX	W	-	UART transmit data. Transmit data is written to this location.
			SBUF_RX	R	-	UART receive data. Receive data is read from this location.
9Ah	P1MOD10	7~4	P1MOD1	R/W	0001	P1.1 Pin Control 0000~1111: Mode0~Mode15, see PINMODE table 7.1
		3~0	P1MOD0	R/W	0001	P1.0 Pin Control 0000~1111: Mode0~Mode15, see PINMODE table 7.1
9Bh	P1MOD32	7~4	P1MOD3	R/W	0001	P1.3 Pin Control 0000~1111: Mode0~Mode15, see PINMODE table 7.1
		3~0	P1MOD2	R/W	0001	P1.2 Pin Control 0000~1111: Mode0~Mode15, see PINMODE table 7.1
9Ch	P1MOD54	7~4	P1MOD5	R/W	0001	P1.5 Pin Control 0000~1111: Mode0~Mode15, see PINMODE table 7.1
		3~0	P1MOD4	R/W	0001	P1.4 Pin Control 0000~1111: Mode0~Mode15, see PINMODE table 7.1
9Dh	P1MOD76	7~4	P1MOD7	R/W	0001	P1.7 Pin Control 0000~1111: Mode0~Mode15, see PINMODE table 7.1
		3~0	P1MOD6	R/W	0001	P1.6 Pin Control 0000~1111: Mode0~Mode15, see PINMODE table 7.1
A1h	PWMCON	7~6	PWM1CKS	R/W	00	PWM1 clock source 00: F <sub>SYSCLK</sub> 01: FRC/256 10: FRC 11: FRCx2 (V <sub>cc</sub> >2.5V)
		5	PWM1EN	R/W	0	PWM1 Enable. 0: PWM1 Disable, 1: PWM1 Enable
		4	PWM0EN	R/W	0	PWM0 Enable. 0: PWM0 Disable, 1: PWM0 Enable
		3~2	PWM0CKS	R/W	00	PWM0 clock source 00: F <sub>SYSCLK</sub> 01: FRC/256 10: FRC 11: FRCx2 (V <sub>cc</sub> >2.5V)
		1	PWM0NMSK	W	0	PWM0N mask data. If CLRPWM0=1 and PMW0MSKE=1, PWM0N will output this mask data.
		0	PWM0PMSK	W	0	PWM0P mask data. If CLRPWM0=1 and PMW0MSKE=1, PWM0P will output this mask data.

Adr	SFR	Bit#	Bit Name	R/W	Rst	Description
A2h	<b>P3MOD10</b>	7~4	P3MOD1	R/W	0001	P3.1 Pin Control 0000~1111: Mode0~Mode15, see PINMODE table 7.1
		3~0	P3MOD0	R/W	0001	P3.0 Pin Control 0000~1111: Mode0~Mode15, see PINMODE table 7.1
A3h	<b>P3MOD32</b>	7~4	P3MOD3	R/W	0001	P3.3 Pin Control 0000~1111: Mode0~Mode15, see PINMODE table 7.1
		3~0	P3MOD2	R/W	0001	P3.2 Pin Control 0000~1111: Mode0~Mode15, see PINMODE table 7.1
A4h	<b>P3MOD54</b>	7~4	P3MOD5	R/W	0001	P3.5 Pin Control 0000~1111: Mode0~Mode15, see PINMODE table 7.1
		3~0	P3MOD4	R/W	0001	P3.4 Pin Control 0000~1111: Mode0~Mode15, see PINMODE table 7.1
A5h	<b>P3MOD76</b>	7~4	P3MOD7	R/W	0001	P3.7 Pin Control 0000~1111: Mode0~Mode15, see PINMODE table 7.1
		3~0	P3MOD6	R/W	0001	P3.6 Pin Control 0000~1111: Mode0~Mode15, see PINMODE table 7.1
A6h	<b>PINMOD</b>	7	HSNK2EN	R/W	0	Pin H-sink enable (Group 2: P3.0~P3.7) 0: Group 2 High-sink disable 1: Group 2 High-sink enable
		6	HSNK1EN	R/W	0	Pin H-sink enable (Group 1: P1.0~P1.7) 0: Group 1 High-sink disable 1: Group 1 High-sink enable
		5	HSNK0EN	R/W	0	Pin H-sink enable (Group 0: P0.0~ P0.5) 0: Group 0 High-sink disable 1: Group 0 High-sink enable
		3~2	IODR	R/W	10	IO Drive current 00: 4mA 01: 8mA 10: 12mA 11: 18mA
		1~0	P32CFG	R/W	0	P32 Pin change configuration 00: Reserved, No use 01: falling Edge 10: rising Edge 11: Both Edge
A7h	<b>UARTCON</b>	2~0	UARTRXS	R/W	0	UART RXD pin select (TXD pin select by Pin Control) 000: RXD = P3.0 001: RXD = P3.1 010: RXD = P3.5 011: RXD = P3.6 100: RXD = P0.0 101: RXD = P0.1 110: RXD = P0.2 111: RXD = P0.3
A8h	<b>IE</b>	7	EA	R/W	0	Global interrupt enable control. 0: Disable all Interrupts. 1: Each interrupt is enabled or disabled by its own interrupt control bit.
		5	ET2	R/W	0	Set 1 to enable Timer2 Interrupt
		4	ES	R/W	0	Set 1 to enable Serial Port (UART) Interrupt
		3	ET1	R/W	0	Set 1 to enable Timer1 Interrupt
		2	EX1	R/W	0	Set 1 to enable external INT1 pin Interrupt & Halt/Stop mode wake up capability.
		1	ET0	R/W	0	Set 1 to enable Timer0 Interrupt
A9h	<b>INTE1</b>	0	EX0	R/W	0	Set 1 to enable external INT0 pin Interrupt & Halt/Stop mode wake up capability.
		7	PWMIE	R/W	0	Set 1 to enable PWM0/PWM1 Interrupt
		6	CMPIE	R/W	0	Set 1 to enable CMP Interrupt
		5	LVDIE	R/W	0	Set 1 to enable LVD Interrupt
		3	ADIE	R/W	0	Set 1 to enable ADC Interrupt
		1	PCIE	R/W	0	Set 1 to enable Port0/Port1/Port3 Pin Change Interrupt
0	TM3IE	R/W	0	Set 1 to enable Timer3 Interrupt		
AAh	<b>ADC DL</b>	7~4	ADC DL	R	-	ADC data bit 3~0

Adr	SFR	Bit#	Bit Name	R/W	Rst	Description				
ABh	ADCDH	7~0	ADCDH	R	–	ADC data bit 11~4				
AEh	ADCHSEL	7~3	ADCHS	R/W	11111	ADC channel select 00000: AD0 (P1.4) 00001: AD1 (P1.5) 00010: AD2 (P3.0) 00011: AD3 (P3.1) 00100: AD4 (P1.6) 00101: AD5 (P1.7) 00110: AD6 (P3.2) 00111: AD7 (P3.3) 01000: AD8 (P0.0) 01001: AD9 (P0.1) 01010: AD10 (P0.2) 01011: AD11 (P0.3) 01100: AD12 (P0.4) 01101: AD13 (P0.5) 01110: V <sub>BG</sub> 01111: AD15 (P3.7) 10000: AD16 (P3.6) 10001: AD17 (P3.5) 10010: V <sub>CC</sub> /4 10011: AD19 (P3.4) 10100: AD20 (P1.0) 10101: AD21 (P1.1) 10110: AD22 (P1.2) 10111: AD23 (P1.3) others: Reserved				
						2	ADCVREFS	R/W	0	ADC reference voltage select 0: V <sub>CC</sub> 1: V <sub>BG</sub>
						1~0	ADCVBGS	R/W	00	V <sub>BG</sub> voltage select for ADC. 00: 1.18V 01: 2.0V (need V <sub>CC</sub> >2.8V) 10: 3.0V (need V <sub>CC</sub> >3.3V) 11: 4.0V (need V <sub>CC</sub> >4.3V)
AFh	PWMCON2	6	PWM0MSKE	R/W	0	PWM0 mask output enable 0: Disable 1: Enable, PWM0P/PWM0N output data by PWM0PMSK/PWM0NMSK while CLRPWM0=1				
		5~4	PWM0OM	R/W	00	PWM0 output mode select 00: Mode0 01: Mode1 10: Mode2 11: Mode3				
		3~0	PWM0DZ	R/W	0000	PWM0 dead zone 0000: 0 x T <sub>PWMCLK</sub> 0001: 1 x T <sub>PWMCLK</sub> ... 1111: 15 x T <sub>PWMCLK</sub>				
B0h	P3	7~0	P3	R/W	FFh	Port3 data				
B3h	PWMTGCTL	7	PWMCMPW	R	0	PWM Trigger CMP status 0: PWM not trig CMP 1: PWM trigger CMP is working				
		6~4	PWMCMPS	R/W	000	PWMx Trig CMP source select 0: PWM0 1: PWM1 2: PWM2 3: PWM3 4: PWM4 5: PWM5 6: PWM6 7: reserved				
		3	PWMCMPEN	R/W	0	PWMx Trig CMP Enable				

Adr	SFR	Bit#	Bit Name	R/W	Rst	Description
						0: disable 1: enable
B4h	<b>DLYCNT</b>	7~0	DLYCNT	R/W	00h	PWM Trig CMP delay counter delay counter after meet duty and before period
B6h	<b>PWM6D</b>	7~0	PWM6D	R/W	80h	PWM6 duty
B7h	<b>PWMOINV</b>	7	PWM6INV	R/W	0	PWM6 Inversion Selection 1: Enable inversion 0: disable inversion
		6	PWM5NV	R/W	0	PWM5Inversion Selection 1: Enable inversion 0: disable inversion
		5	PWM4NV	R/W	0	PWM4Inversion Selection 1: Enable inversion 0: disable inversion
		4	PWM3NV	R/W	0	PWM3Inversion Selection 1: Enable inversion 0: disable inversion
		3	PWM2NV	R/W	0	PWM2Inversion Selection 1: Enable inversion 0: disable inversion
		2	PWM1NV	R/W	0	PWM1Inversion Selection 1: Enable inversion 0: disable inversion
B8h	<b>IP</b>	5	PT2	R/W	0	Timer2 Interrupt Priority Low bit
		4	PS	R/W	0	Serial Port (UART) Interrupt Priority Low bit
		3	PT1	R/W	0	Timer1 Interrupt Priority Low bit
		2	PX1	R/W	0	External INT1 Pin Interrupt Priority Low bit
		1	PT0	R/W	0	Timer0 Interrupt Priority Low bit
		0	PX0	R/W	0	External INT0 Pin Interrupt Priority Low bit
B9h	<b>IPH</b>	5	PT2H	R/W	0	Timer2 Interrupt Priority High bit
		4	PSH	R/W	0	Serial Port (UART) Interrupt Priority High bit
		3	PT1H	R/W	0	Timer1 Interrupt Priority High bit
		2	PX1H	R/W	0	External INT1 Pin Interrupt Priority High bit
		1	PT0H	R/W	0	Timer0 Interrupt Priority High bit
		0	PX0H	R/W	0	External INT0 Pin Interrupt Priority High bit
BAh	<b>IP1</b>	7	PPWM	R/W	0	PWM0/PWM1 Interrupt Priority Low bit
		6	PCMP	R/W	0	CMP Interrupt Priority Low bit
		5	PLVD	R/W	0	LVD Interrupt Priority Low bit
		3	PADI	R/W	0	ADC Interrupt Priority Low bit
		1	PPC	R/W	0	Port0~Port3 pin change Interrupt Priority Low bit
		0	PT3	R/W	0	Timer3 Interrupt Priority Low bit
BBh	<b>IP1H</b>	7	PPWMH	R/W	0	PWM0/PWM1 Interrupt Priority High bit
		6	PCMPH	R/W	0	CMP Interrupt Priority High bit
		5	PLVDH	R/W	0	LVD Interrupt Priority High bit
		3	PADIH	R/W	0	ADC Interrupt Priority High bit
		1	PPCH	R/W	0	Port0~Port3 Interrupt Priority High bit
		0	PT3H	R/W	0	Timer3 Interrupt Priority High bit
C4h	<b>LVDDT</b>	5~0	LVDDT	R/W	00	LVD delay time select (step=FRC18.432, $T_{LVD}=0.868$ 00_0000: disable 00_0001: $T_{LVD} * 1 = 0.868$ ... 11_1111: $T_{LVD} * 63 = 54.69$
C5h	<b>DACTL</b>	7	PDDAC	R/W	1	DAC power down enable control 0: disable DAC power down 1: enable DAC power down

Adr	SFR	Bit#	Bit Name	R/W	Rst	Description
		4~0	SVL	R/W	00h	Select DAC output voltage 0_0000: 0/32* V <sub>CC</sub> ... 1_1111: 31/32* V <sub>CC</sub>
C6h	CMPCON	7	PDCMP	R/W	1	Comparator power down enable control 0: disable Comparator power down 1: enable Comparator power down
		6	CMPOX	R	1	Comparator original output (CMPOX) status 0: V <sub>CMP</sub> < V <sub>CMPN</sub> 1: V <sub>CMP</sub> > V <sub>CMPN</sub> or PDCMP =1
		5	CMPHYS	R/W	1	Comparator Hysteresis Control 0: disable 1: enable
		4	CMPINV	R/W	0	Comparator de-bounce output invert select 0: no invert 1: invert
		3~2	CMPTRIG	R/W	00	Comparator interrupt trigger mode 00: Rising edge 01: Falling edge 10: Both edge 11: High level
		1'0	CMPDBS	R/W	00	Comparator original output (CMPOX) de-bounce time 00: none 01: 4 F <sub>SYSLK</sub> 10: 8 F <sub>SYSLK</sub> 11: 16 F <sub>SYSLK</sub>
C8h	T2CON	7	TF2	R/W	0	Timer2 overflow flag Set by H/W when Timer/Counter 2 overflows unless RCLK=1 or TCLK=1. This bit must be cleared by S/W.
		6	EXF2	R/W	0	T2EX interrupt pin falling edge flag Set when a capture or a reload is caused by a negative transition on T2EX pin if EXEN2=1. This bit must be cleared by S/W.
		5	RCLK	R/W	0	Force 0
		4	TCLK	R/W	0	Force 0
		3	EXEN2	R/W	0	T2EX pin enable 0: T2EX pin disable 1: T2EX pin enable, it cause a capture or reload when a negative transition on T2EX pin is detected if RCLK=TCLK=0
		2	TR2	R/W	0	Timer2 run control 0:timer stops 1:timer runs
		1	CT2N	R/W	0	Timer2 Counter/Timer select bit 0: Timer mode, Timer2 data increases at 2 System clock cycle rate 1: Counter mode, Timer2 data increases at T2 pin's negative edge
		0	CPRL2N	R/W	0	Timer2 Capture/Reload control bit 0: Reload mode, auto-reload on Timer2 overflows or negative transitions on T2EX pin if EXEN2=1. 1: Capture mode, capture on negative transitions on T2EX pin if EXEN2=1. If RCLK=1 or TCLK=1, CPRL2N is ignored and timer is forced to auto-reload on Timer2 overflow.
C9h	IAPCON	7~0	IAPCON	W	-	Write 47h or 74h to set IAPWE flag; Write 47h can write 1 byte at once, write 74h can write 2 bytes at once. Write other value to clear IAPWE flag. It is recommended to clear it immediately after IAP write. Write A1h to set INFOWE flag; write other value to clear INFOWE flag. It is recommended to clear it immediately after IAP write.
		7	IAPWE	R	0	Flag indicates Flash memory can be written by IAP or not 0: IAP Write disable 1: IAP Write enable
		6	IAPTO	R	0	Time-Out flag of IAP write/INFO write. Set by H/W when IAP or INFO write Time-out occurs. Cleared this flag by H/W when IAPWE=0 or INFOWE=0.
		4	INFOWE	R	0	Flag indicates INFO memory can be written or not 0: INFO IAP Write disable

Adr	SFR	Bit#	Bit Name	R/W	Rst	Description
						1: INFO IAP Write enable
CAh	<b>RCP2L</b>	7~0	RCP2L	R/W	00h	Timer2 reload/capture data low byte
CBh	<b>RCP2H</b>	7~0	RCP2H	R/W	00h	Timer2 reload/capture data high byte
CCh	<b>TL2</b>	7~0	TL2	R/W	00h	Timer2 data low byte
CDh	<b>TH2</b>	7~0	TH2	R/W	00h	Timer2 data high byte
D0h	<b>PSW</b>	7	CY	R/W	0	ALU carry flag
		6	AC	R/W	0	ALU auxiliary carry flag
		5	F0	R/W	0	General purpose user-definable flag
		4	RS1	R/W	0	Register Bank Select bit 1
		3	RS0	R/W	0	Register Bank Select bit 0
		2	OV	R/W	0	ALU overflow flag
		1	F1	R/W	0	General purpose user-definable flag
		0	P	R/W	0	Parity flag
D1h	<b>PWM0DH</b>	7~0	PWM0DH	R/W	80h	PWM0 duty high byte write sequence: PWMxDL then PWMxDH read sequence: PWMxDH then PWMxDL
D2h	<b>PWM0DL</b>	7~0	PWM0DL	R/W	00h	PWM0 duty low byte
D4h	<b>PWM1D</b>	7~0	PWM1D	R/W	80h	PWM1 duty
D6h	<b>PWM2D</b>	7~0	PWM2D	R/W	80h	PWM2 duty
D7h	<b>TM3RLD</b>	7~0	TM3RLD	R/W	00	16-bit TM3 MSB 8-bit reload data count range: [TM3RLD,00h]~FFFF
D8h	<b>CLKCON</b>	7	SCKTYPE	R/W	0	Slow clock Type. This bit can be changed only in Fast mode (SELFCK=1) 0: SRC, P0.4 and P0.5 are IO pins 1: SXT, P0.4 and P0.5 are crystal pins
		5	STPSCK	R/W	1	Set 1 to stop Slow clock in Stop Mode.
		4	STPPCK	R/W	0	Set 1 to stop Timer0/1/2 clock in Idle mode for current reducing.
		3	STPFCK	R/W	0	Set 1 to stop Fast clock for power saving in Slow/Idle mode. This bit can be changed only in Slow mode.
		2	SELFCK	R/W	0	System clock select. This bit can be changed only when STPFCK=0. 0: Slow clock 1: Fast clock
1~0	CLKPSC	R/W	11	System clock prescaler. Effective after 16 clock cycles (Max.) delay. 00: System clock is Fast/Slow clock divided by 16 01: System clock is Fast/Slow clock divided by 4 10: System clock is Fast/Slow clock divided by 2 11: System clock is Fast/Slow clock divided by 1		
D9h	<b>PWM0PRDH</b>	7~0	PWM0PRDH	R/W	FFh	PWM0 period high byte <b>write sequence: PWM0PRDL then PWM0PRDH</b> <b>read sequence: PWM0PRDH then PWM0PRDL</b>
DAh	<b>PWM0PRDL</b>	7~0	PWM0PRDL	R/W	FFh	PWM0 period low byte
DCh	<b>PWM1PRD</b>	7~0	PWM1PRD	R/W	FFh	PWM1~PWM6 shared period
DEh	<b>PWM3D</b>	7~0	PWM3D	R/W	80h	PWM3 duty
DFh	<b>UARTBRP</b>	7~0	UARTBRP	R/W	0	Define UART Baud Rate prescaler UART Baud Rate = F <sub>SYSCLK</sub> /16/UARTBRP
E0h	<b>ACC</b>	7~0	ACC	R/W	00h	Accumulator
E2h	<b>PWM4D</b>	7~0	PWM4D	R/W	80h	PWM4 duty
E3h	<b>LVRCON</b>	6	PORPD_SAV	R/W	0	1: POR disable (when PORPD=0, at PDOWN), 0: POR enable (when PORPD=0, at PDOWN)
		5	PORPD	R/W	0	POR Power Down. 0: POR Enable, 1: POR Disable
		4	LVRPD	R/W	0	LVR Power Down. 0: LVR Enable 1: LVR Disable

Adr	SFR	Bit#	Bit Name	R/W	Rst	Description
		3~0	LVRSEL	R/W	0000	Low Voltage Reset (LVR) select 0000: Shall not be used 0001: Set LVR at 1.80V 0010: Set LVR at 1.95V 0011: Set LVR at 2.10V 0100: Set LVR at 2.25V 0101: Set LVR at 2.35V 0110: Set LVR at 2.50V 0111: Set LVR at 2.65V 1000: Set LVR at 2.80V 1001: Set LVR at 2.95V 1010: Set LVR at 3.10V 1011: Set LVR at 3.20V 1100: Set LVR at 3.35V 1101: Set LVR at 3.50V 1110: Set LVR at 3.65V 1111: Set LVR at 3.80V
E4h	LVDCON	7	LVDM	R/W	0	Low Voltage Detect function mode 0: LVDIF =1 and LVDO =1 while $V_{CC} < V_{LVD}$ 1: LVDIF =1 and LVDO =0 while $V_{CC} > V_{LVD}$
		6	LVDO	R	0	Low Voltage Detect output
		5	LVDHYS	R/W	0	LVD Hysteresis Enable 0: LVD Hysteresis disable 1: LVD Hysteresis enable
		4	LVDPD	R/W	0	LVD power down 0: LVD enable 1: LVD disable
		3~0	LVDSEL	R/W	0000	Low Voltage Detect (LVD) select 0000: Set LVD at 1.95V 0001: Set LVD at 2.10V 0010: Set LVD at 2.20V 0011: Set LVD at 2.35V 0100: Set LVD at 2.50V 0101: Set LVD at 2.60V 0110: Set LVD at 2.75V 0111: Set LVD at 2.90V 1000: Set LVD at 3.05V 1001: Set LVD at 3.20V 1010: Set LVD at 3.35V 1011: Set LVD at 3.45V 1100: Set LVD at 3.65V 1101: Set LVD at 3.75V 1110: Set LVD at 3.90V 1111: Set LVD at 4.05V
E5h	EFTCON	7	EFT2CS	R/W	0	EFT2 Detector enable 0: Disable EFT2 1: Enable EFT2
		6	EFT1CS	R/W	0	EFT1 Detector enable 0: Disable EFT1 1: Enable EFT1
		5~4	EFT1S	R/W	00	EFT1 Detector sensitivity adjustment
		3	EFTSLOW	R/W	0	Force SYSCLK to SLOWCLK while EFT detected 0: Disable 1: Enable
		0	CKHLDE	R/W	0	clock hold enable 0: Disable 1: Enable
EEh	PWM5D	7~0	PWM5D	R/W	80h	PWM5 duty
EFh	AUX3	7~5	PWM1PSC	R/W	0	PWM1~PWM6 clock pre-scaler select 0: div 1 1: div 2 2: div 4 3: div 8 4: div 16

Adr	SFR	Bit#	Bit Name	R/W	Rst	Description
						5: div 32 6: div 64 7: div 128
		4	PRGD	R/W	0	Disable P01/P00 to enter PRG/ICE mode control 0: Enable P01/P00 to enter PRG/ICE mode 1: Disable P01/P00 to enter PRG/ICE mode
		3	WARMTIME	R/W	0	Warm-up time for wake-up from Power Down mode 0: 128 Clock 1: 64 Clock
		1	FJMPE	R/W	0	FRC frequency auto-change enable 0: FRC frequency define by CFGWL 1: FRC frequency auto-change enable
		0	FJMPS	R/W	0	RC frequency auto-change selection 0: (trim+0, +1, +2, +3, +0, -1, -2, -3; Exchange trim value every 10us) 1: (trim+0, +2, +4, +6, +0, -2, -4, -6; Exchange trim value every 10us)
F0h	<b>B</b>	7~0	B	R/W	00h	B register
F5h	<b>CFGGBG</b>	4~0	BGTRIM	R/W	-	VBG trimming value
F6h	<b>CFGWL</b>	6~0	FRCTRIM	R/W	-	FRC frequency adjustment 00h: lowest frequency 7Fh: highest frequency
F7h	<b>AUX2</b>	7~6	WDTE	R/W	-	Watchdog Timer Reset control 0x: WDT disable 10: WDT enable in Fast/Slow mode, disable in Idle/Halt/Stop mode 11: WDT always enable
		5	PWRSABV	R/W	-	Set 1 to reduce the chip's power consumption at Idle/Halt/Stop Mode.
		4	VBGOUT	R/W	0	Bandgap voltage output control 0: P3.2 as normal I/O 1: Bandgap voltage output to P3.2 pin
		2~1	IAPTE	R/W	11	IAP write/INFO write watchdog timer enable 00: Disable 01: wait 2ms trigger watchdog time-out flag 10: wait 4ms trigger watchdog time-out flag 11: wait 16ms trigger watchdog time-out flag
F8h	<b>AUX1</b>	7	CLRWDT	R/W	0	Set 1 to clear WDT, H/W auto clear it at next clock cycle
		6	CLRTM3	R/W	0	Set 1 to clear and hold Timer3, need S/W clear.
		4	ADSOC	R/W	0	ADC Start of Conversion Set 1 to start ADC conversion. Cleared by H/W at the end of conversion. S/W can also write 0 to clear this flag.
		3	CLRPWM0	R/W	1	PWM0 clear enable 0: PWM0 is running 1: PWM0 is cleared and held or set PWM0 stop status by PWM0PMSK/PWM0NMSK & PWM0MSK=1
		2	CLRPWM1	R/W	1	PWM1~PWM6 clear enable 0: PWM1~PWM6 is running 1: PWM1~PWM6 is cleared and held
		0	DPSEL	R/W	0	Active DPTR Select

Adr	Flash	Bit#	Bit Name	Description
3FFBh	<b>CFGGBG</b>	4~0	BGTRIM	VBG adjustment. VBG is trimmed to 1.18V in chip manufacturing.
3FFDh	<b>CFGWL</b>	6~0	FRCTRIM	FRC frequency adjustment. FRC is trimmed to 18.432 MHz in chip manufacturing.
3FFFh	<b>CFGWH</b>	7	PROT	Flash Code Protect, 1=Protect
		6	XRSTE	External Pin Reset Enable, 1=Enable.
		5~2	LVR	LVR Select 0000~1111: 1.7~3.95V (step=0.14~0.15V)

## INSTRUCTION SET

Instructions are 1, 2 or 3 bytes long as listed in the ‘byte’ column below. Each instruction takes 1~8 System clock cycles to execute as listed in the ‘cycle’ column below.

ARITHMETIC				
Mnemonic	Description	byte	cycle	opcode
ADD A,Rn	Add register to A	1	2	28-2F
ADD A,dir	Add direct byte to A	2	2	25
ADD A,@Ri	Add indirect memory to A	1	2	26-27
ADD A,#data	Add immediate to A	2	2	24
ADDC A,Rn	Add register to A with carry	1	2	38-3F
ADDC A,dir	Add direct byte to A with carry	2	2	35
ADDC A,@Ri	Add indirect memory to A with carry	1	2	36-37
ADDC A,#data	Add immediate to A with carry	2	2	34
SUBB A,Rn	Subtract register from A with borrow	1	2	98-9F
SUBB A,dir	Subtract direct byte from A with borrow	2	2	95
SUBB A,@Ri	Subtract indirect memory from A with borrow	1	2	96-97
SUBB A,#data	Subtract immediate from A with borrow	2	2	94
INC A	Increment A	1	2	04
INC Rn	Increment register	1	2	08-0F
INC dir	Increment direct byte	2	2	05
INC @Ri	Increment indirect memory	1	2	06-07
DEC A	Decrement A	1	2	14
DEC Rn	Decrement register	1	2	18-1F
DEC dir	Decrement direct byte	2	2	15
DEC @Ri	Decrement indirect memory	1	2	16-17
INC DPTR	Increment data pointer	1	4	A3
MUL AB	Multiply A by B	1	8	A4
DIV AB	Divide A by B	1	8	84
DA A	Decimal Adjust A	1	2	D4

LOGICAL				
Mnemonic	Description	byte	cycle	opcode
ANL A,Rn	AND register to A	1	2	58-5F
ANL A,dir	AND direct byte to A	2	2	55
ANL A,@Ri	AND indirect memory to A	1	2	56-57
ANL A,#data	AND immediate to A	2	2	54
ANL dir,A	AND A to direct byte	2	2	52
ANL dir,#data	AND immediate to direct byte	3	4	53
ORL A,Rn	OR register to A	1	2	48-4F
ORL A,dir	OR direct byte to A	2	2	45
ORL A,@Ri	OR indirect memory to A	1	2	46-47
ORL A,#data	OR immediate to A	2	2	44
ORL dir,A	OR A to direct byte	2	2	42
ORL dir,#data	OR immediate to direct byte	3	4	43
XRL A,Rn	Exclusive-OR register to A	1	2	68-6F
XRL A,dir	Exclusive-OR direct byte to A	2	2	65
XRL A,@Ri	Exclusive-OR indirect memory to A	1	2	66-67
XRL A,#data	Exclusive-OR immediate to A	2	2	64
XRL dir,A	Exclusive-OR A to direct byte	2	2	62
XRL dir,#data	Exclusive-OR immediate to direct byte	3	4	63
CLR A	Clear A	1	2	E4
CPL A	Complement A	1	2	F4
SWAP A	Swap Nibbles of A	1	2	C4
RL A	Rotate A left	1	2	23

<b>LOGICAL</b>				
<b>Mnemonic</b>	<b>Description</b>	<b>byte</b>	<b>cycle</b>	<b>opcode</b>
RLC A	Rotate A left through carry	1	2	33
RR A	Rotate A right	1	2	03
RRC A	Rotate A right through carry	1	2	13

<b>DATA TRANSFER</b>				
<b>Mnemonic</b>	<b>Description</b>	<b>byte</b>	<b>cycle</b>	<b>opcode</b>
MOV A,Rn	Move register to A	1	2	E8-EF
MOV A,dir	Move direct byte to A	2	2	E5
MOV A,@Ri	Move indirect memory to A	1	2	E6-E7
MOV A,#data	Move immediate to A	2	2	74
MOV Rn,A	Move A to register	1	2	F8-FF
MOV Rn,dir	Move direct byte to register	2	4	A8-AF
MOV Rn,#data	Move immediate to register	2	2	78-7F
MOV dir,A	Move A to direct byte	2	2	F5
MOV dir,Rn	Move register to direct byte	2	4	88-8F
MOV dir,dir	Move direct byte to direct byte	3	4	85
MOV dir,@Ri	Move indirect memory to direct byte	2	4	86-87
MOV dir,#data	Move immediate to direct byte	3	4	75
MOV @Ri,A	Move A to indirect memory	1	2	F6-F7
MOV @Ri,dir	Move direct byte to indirect memory	2	4	A6-A7
MOV @Ri,#data	Move immediate to indirect memory	2	2	76-77
MOV DPTR,#data	Move immediate to data pointer	3	4	90
MOVC A,@A+DPTR	Move code byte relative DPTR to A	1	8	93
MOVC A,@A+PC	Move code byte relative PC to A	1	8	83
MOVX A,@Ri	Move external data(A8) to A	1	8	E2-E3
MOVX A,@DPTR	Move external data(A16) to A	1	8	E0
MOVX @Ri,A	Move A to external data(A8)	1	8	F2-F3
MOVX @DPTR,A	Move A to external data(A16)	1	8	F0
PUSH dir	Push direct byte onto stack	2	4	C0
POP dir	Pop direct byte from stack	2	4	D0
XCH A,Rn	Exchange A and register	1	2	C8-CF
XCH A,dir	Exchange A and direct byte	2	2	C5
XCH A,@Ri	Exchange A and indirect memory	1	2	C6-C7
XCHD A,@Ri	Exchange A and indirect memory nibble	1	2	D6-D7

<b>BOOLEAN</b>				
<b>Mnemonic</b>	<b>Description</b>	<b>byte</b>	<b>cycle</b>	<b>opcode</b>
CLR C	Clear carry	1	2	C3
CLR bit	Clear direct bit	2	2	C2
SETB C	Set carry	1	2	D3
SETB bit	Set direct bit	2	2	D2
CPL C	Complement carry	1	2	B3
CPL bit	Complement direct bit	2	2	B2
ANL C,bit	AND direct bit to carry	2	4	82
ANL C,/bit	AND direct bit inverse to carry	2	4	B0
ORL C,bit	OR direct bit to carry	2	4	72
ORL C,/bit	OR direct bit inverse to carry	2	4	A0
MOV C,bit	Move direct bit to carry	2	2	A2
MOV bit,C	Move carry to direct bit	2	4	92

<b>BRANCHING</b>				
<b>Mnemonic</b>	<b>Description</b>	<b>byte</b>	<b>cycle</b>	<b>Opcode</b>
ACALL addr 11	Absolute jump to subroutine	2	6	11-F1
LCALL addr 16	Long jump to subroutine	3	6	12
RET	Return from subroutine	1	6	22
RETI	Return from interrupt	1	6	32
AJMP addr 11	Absolute jump unconditional	2	6	01-E1
LJMP addr 16	Long jump unconditional	3	6	02
SJMP rel	Short jump (relative address)	2	6	80
JC rel	Jump on carry = 1	2	4 (or 6)	40
JNC rel	Jump on carry = 0	2	4 (or 6)	50
JB bit,rel	Jump on direct bit = 1	3	4 (or 6)	20
JNB bit,rel	Jump on direct bit = 0	3	4 (or 6)	30
JBC bit,rel	Jump on direct bit = 1 and clear	3	4 (or 6)	10
JMP @A+DPTR	Jump indirect relative DPTR	1	6	73
JZ rel	Jump on accumulator = 0	2	4 (or 6)	60
JNZ rel	Jump on accumulator ... 0	2	4 (or 6)	70
CJNE A,dir,rel	Compare A,direct, jump not equal relative	3	4 (or 6)	B5
CJNE A,#data,rel	Compare A,immediate, jump not equal relative	3	4 (or 6)	B4
CJNE Rn,#data,rel	Compare register,immediate, jump not equal relative	3	4 (or 6)	B8-BF
CJNE @Ri,#data,rel	Compare indirect,immediate, jump not equal relative	3	4 (or 6)	B6-B7
DJNZ Rn,rel	Decrement register, jump not zero relative	2	4 (or 6)	D8-DF
DJNZ dir,rel	Decrement direct byte, jump not zero relative	3	4 (or 6)	D5

<b>MISCELLANEOUS</b>				
<b>Mnemonic</b>	<b>Description</b>	<b>byte</b>	<b>cycle</b>	<b>opcode</b>
NOP	No operation	1	2	00

In the above table, an entry such as E8-EF indicates a continuous block of hex opcodes used for 8 different registers, the register numbers of which are defined by the lowest three bits of the corresponding code. Non-continuous blocks of codes, shown as 11-F1 (for example), are used for absolute jumps and calls with the top 3 bits of the code being used to store the top three bits of the destination address.

## ELECTRICAL CHARACTERISTICS

### 1. Absolute Maximum Ratings ( $T_A=25\text{ }^\circ\text{C}$ )

Parameter	Rating	Unit
Supply voltage	$V_{SS}-0.3 \sim V_{SS}+5.5$	V
Input voltage	$V_{SS}-0.3 \sim V_{CC}+0.3$	
Output voltage	$V_{SS}-0.3 \sim V_{CC}+0.3$	
All pins output current high	-80	mA
All pins output current low	+150	
Maximum Operating Voltage	5.5	V
Operating temperature	-40 ~ +105	°C
Storage temperature	-65 ~ +150	

### 2. DC Characteristics ( $T_A=25\text{ }^\circ\text{C}$ , $V_{CC}=1.9\text{V} \sim 5.5\text{V}$ )

Parameter	Symbol	Conditions		Min	Typ	Max	Unit
Operating Voltage	$V_{CC}$	Fast mode, $F_{SYSCLK}=FRC/1$		2.3	-	5.5	V
		Fast mode, $F_{SYSCLK}=FRC/2$ , POR/LVR off		1.7	-	5.5	
		Fast mode, $F_{SYSCLK}=FRC/4, /16$ , POR/LVR off		1.4	-	5.5	
		Slow mode		1.3	-	5.5	
Input High Voltage	$V_{IH}$	All Input	$V_{CC} = 3.0\sim 5.0\text{V}$	$0.6V_{CC}$	-	$V_{CC}$	V
Input Low Voltage	$V_{IL}$	All Input	$V_{CC} = 3.0\sim 5.0\text{V}$	$V_{SS}$	-	$0.2V_{CC}$	V
I/O Port Source Current	$I_{OH}$	IODR=3	$V_{CC} = 5.0\text{V}, V_{OH} = 3.5\text{V}$		51		mA
			$V_{CC} = 4.0\text{V}, V_{OH} = 2.8\text{V}$		35		
			$V_{CC} = 5.0\text{V}, V_{OH} = 4.5\text{V}$		20		
			$V_{CC} = 3.0\text{V}, V_{OH} = 2.7\text{V}$		8		
		IODR=2	$V_{CC} = 5.0\text{V}, V_{OH} = 4.5\text{V}$		15.5		
		IODR=1	$V_{CC} = 5.0\text{V}, V_{OH} = 4.5\text{V}$		10.5		
I/O Port Sink Current	$I_{OL}$	With High Sink	$V_{CC} = 5.0\text{V}, V_{OL} = 1.5\text{V}$		160		
			$V_{CC} = 4.0\text{V}, V_{OL} = 1.2\text{V}$		120		
			$V_{CC} = 5.0\text{V}, V_{OL} = 0.5\text{V}$		71		
			$V_{CC} = 3.0\text{V}, V_{OL} = 0.3\text{V}$		32		
		Without High Sink	$V_{CC}=5\text{V}, V_{OL}=0.5\text{V}$		40	-	
			$V_{CC}=3\text{V}, V_{OL}=0.3\text{V}$		18	-	
Supply Current	$I_{DD}$	Fast mode $V_{CC}=5\text{V}$	FRC= 18.432 MHz	-	5.4	-	mA
			FRC= 9.216 MHz	-	3.8	-	
		Fast mode $V_{CC}=3\text{V}$	FRC= 18.432 MHz	-	3.1	-	
			FRC= 9.216 MHz	-	2.2	-	
		Slow mode	SRC, $V_{CC}=5\text{V}$	-	1.4	-	
			SRC, $V_{CC}=3\text{V}$	-	0.9	-	
		Idle mode (PWRSAV=0)	SRC, $V_{CC}=5\text{V}$	-	59	-	$\mu\text{A}$
			SRC, $V_{CC}=3\text{V}$	-	40	-	
		Idle mode (PWRSAV=1)	SRC, $V_{CC}=5\text{V}$	-	14	-	
			SRC, $V_{CC}=3\text{V}$	-	6	-	
Halt mode (PWRSAV=1)	$V_{CC}=5\text{V}$	-	7.1	-			
	$V_{CC}=3\text{V}$	-	2.3	-			

		Stop mode	$V_{CC}=5V$	–	0.3	–	
			$V_{CC}=3V$	–	0.1	–	
Pull-Up Resistor	$R_{PU}$	$V_{IN}=V_{CC}$	$V_{CC}=5V$	–	35	–	K $\Omega$
			$V_{CC}=3V$	–	36	–	
Pull-Down Resistor	$R_{PD}$	$V_{IN}=V_{CC}$	$V_{CC}=5V$	–	35	–	
			$V_{CC}=3V$	–	36	–	

### 3. Clock Timing

Parameter	Conditions	Min	Typ	Max	Unit
FRC Frequency	25°C, $V_{CC}=4.5V$	–1%	18.432	+1%	MHz
	0°C ~ 105°C, $V_{CC}=4.5V$	–1.5%	18.432	+1.5%	
	0°C ~ 105°C, $V_{CC}=3.0 \sim 5.5V$	–3.5%	18.432	+3.5%	
SRC Frequency	25°C, $V_{CC}=5V$	–	65	–	KHz
	25°C, $V_{CC}=3V$	–	58	–	

### 4. Reset Timing Characteristics ( $T_A=-40 \text{ }^\circ\text{C} \sim 105 \text{ }^\circ\text{C}$ )

Parameter	Symbol	Conditions	Min	Typ	Max
RESET Input Low width		Input $V_{CC}=5V \pm 10 \%$	30	–	–
WDT wake up time		$V_{CC}=5V$ , WDTOSC=11	–	70	–
		$V_{CC}=3V$ , WDTOSC=11	–	78	–
CPU start up time		$V_{CC} = 5 V$	–	30	–

### 5. LVR Electrical Characteristics ( $T_A=25 \text{ }^\circ\text{C}$ )

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
LVR Reference Voltage	$V_{LVR}$	$T_A=25^\circ\text{C}$	–	3.80	–	V
			–	3.65	–	
			–	3.50	–	
			–	3.35	–	
			–	3.20	–	
			–	3.10	–	
			–	2.95	–	
			–	2.80	–	
			–	2.65	–	
			–	2.50	–	
			–	2.35	–	
			–	2.25	–	
			–	2.10	–	
–	1.95	–				
–	1.80	–				
LVR Hysteresis Window	$V_{HYS\_LVR}$	$T_A = 25^\circ\text{C}$	–	15	–	mV
Low Voltage Detection time	$t_{LVR}$	$T_A=25^\circ\text{C}$	100	–	–	$\mu\text{s}$

**6. LVD Electrical Characteristics (T<sub>A</sub>= 25 °C)**

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
LVD Reference Voltage	V <sub>LVD</sub>	T <sub>A</sub> =25°C	-	4.05	-	V
			-	3.90	-	
			-	3.75	-	
			-	3.60	-	
			-	3.45	-	
			-	3.35	-	
			-	3.20	-	
			-	3.05	-	
			-	2.90	-	
			-	2.75	-	
			-	2.60	-	
			-	2.50	-	
			-	2.35	-	
			-	2.20	-	
-	2.10	-				
-	1.95	-				
LVD Hysteresis Window	V <sub>HYS_LVD</sub>	LVDHYS = 0	-	10	-	mV
		LVDHYS = 1	-	20	-	
Low Voltage Detection time	t <sub>LVR</sub>	T <sub>A</sub> =25°C	100	-	-	μs



**7. ADC Electrical Characteristics (T<sub>A</sub>=25 °C, V<sub>CC</sub>=3.0V ~ 5.5V, V<sub>SS</sub>= 0V)**



Parameter	Conditions	Min	Typ	Max	Unit	
Total Accuracy	V <sub>CC</sub> =5.12 V, V <sub>SS</sub> =0V	-	±2.5	±4	LSB	
Integral Non-Linearity		-	±3.2	±5		
Max Input Clock (f <sub>ADC</sub> )	Source impedance (R <sub>s</sub> < 5KΩ)	-	-	4	MHz	
	Source impedance (R <sub>s</sub> < 10KΩ)	-	-	2		
	Source impedance (R <sub>s</sub> < 25KΩ)	-	-	1		
	Source is V <sub>BG</sub> (ADCHS=11100b)	-	-	F <sub>SYSCLK</sub> /4		
Conversion Time	F <sub>ADC</sub> = 1MHz	-	21	-	μs	
BandGap Voltage Reference (V <sub>BG</sub> )	-	V <sub>CC</sub> =2.5V~5.0V 25 °C	-1.5%	1.18	+1.5%	V
		V <sub>CC</sub> =2.5V~5.0V -40 °C~105 °C	-2%	1.18	+2%	
ADC Reference Voltage (V <sub>REF</sub> )	ADCVREFS=1 ADCVBGS=1	V <sub>CC</sub> =3V~5.5V 25 °C	-1.7%	2.0	+1.7%	
		V <sub>CC</sub> =2.8V~5.5V -40 °C~105 °C	-2.3%	2.0	+2.3%	
V <sub>CC</sub> /4 Reference Voltage (V <sub>1/4</sub> )	-	V <sub>CC</sub> =5V, 25 °C		1.252		
		V <sub>CC</sub> =3.6V, 25 °C		0.902		
Input Voltage	-	V <sub>SS</sub>	-	V <sub>CC</sub>		


**8. CMP Characteristics** ( $T_A=25\text{ }^\circ\text{C}$ ,  $V_{CC}=3.0\text{V} \sim 5.5\text{V}$ ,  $V_{SS}=0\text{V}$ )

Parameter	Conditions	Min	Typ	Max	Unit
Power supply $V_{CC}$	–	2.2	–	5.5	V
Quiescent current	$V_{CC} = 5.0\text{V}$	–	100	–	$\mu\text{A}$
DAC current	$V_{CC} = 5.0\text{V}$	60	–	220	$\mu\text{A}$
$V_{OS\_CMP}$	$V_{CC} = 5.0\text{V}$	-15	–	15	mV
$V_{CM\_CMP}$	$V_{CC} = 5.0\text{V}$	0	–	$V_{CC}-0.5$	V
$V_{HYS\_CMP}$	$V_{CC} = 5.0\text{V}$	20	30	40	mV



### 9. Characteristic Graphs







**Note:** POR: Power on reset. VCC should be greater than POR when power on. Due to the variation of the manufacturing process, the POR value will be slightly different between different chips.




## Package and Dice Information

Please note that the package information provided is for reference only. Since this information is frequently updated, users can contact Sales to consult the latest package information and stocks.

### Ordering information


Ordering number	Package
TM52F62244Q	QFN 24-pin (3x3x0.75 mm) (L=0.35mm)
TM52F62244E	SSOP 24-pin (150mil)

QFN 24 (3\*3\*0.75-0.35mm) Package Dimension



TOP VIEW


BOTTOM VIEW



SIDE VIEW

SYMBOL	MILLIMETER		
	MIN	NOM	MAX
L			
A	0.70	0.75	0.80
A1	--	0.02	0.05
A2	0.20REF		
b	0.11	0.16	0.21
D	2.90	3.00	3.10
E	2.90	3.00	3.10
D2	1.60	1.70	1.80
E2	1.60	1.70	1.80
e	0.35BSC		
H	0.20	0.25	0.30
K	0.35REF		
L	0.25	0.30	0.35

SSOP-24 ( 150mil ) Package Dimension



SYMBOL	DIMENSION IN MM			DIMENSION IN INCH		
	MIN	NOM	MAX	MIN	NOM	MAX
A	1.35	1.55	1.75	0.053	0.061	0.069
A1	0.10	0.18	0.25	0.004	0.007	0.010
A2	-	-	1.50	-	-	0.059
B	0.20	0.25	0.30	0.008	0.010	0.012
C	0.18	0.22	0.25	0.007	0.009	0.010
D	8.56	8.65	8.74	0.337	0.341	0.344
E	5.79	6.00	6.20	0.228	0.236	0.244
E1	3.81	3.90	3.99	0.150	0.154	0.157
e	0.635 BSC			0.025 BSC		
L	0.41	0.84	1.27	0.016	0.033	0.050
$\theta$	0°	4°	8°	0°	4°	8°
JEDEC	M0-137 (AE)					

**⚠** \*NOTES : DIMENSION " D " DOES NOT INCLUDE MOLD PROTRUSIONS OR GAT BURRS.  
MOLD PROTRUSIONS AND GATE BURRS SHALL NOT EXCEED 0.006 INCH PER SIDE.