

十速

TM56M1522/22B/22C /22L/21H DATA SHEET Rev 1.04

tenx reserves the right to change or discontinue the manual and online documentation to this product herein to improve reliability, function or design without further notice. **tenx** does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. **tenx** products are not designed, intended, or authorized for use in life support appliances, devices, or systems. If Buyer purchases or uses **tenx** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **tenx** and its officers, employees, subsidiaries, affiliates and distributors harmless against all claims, cost, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use even if such claim alleges that **tenx** was negligent regarding the design or manufacture of the part.



AMENDMENT HISTORY

Version	Date	Description
0.80	Jan, 2023	1. Update the figure of ADC conversion 2. Update the conversion time of ADC as 42us at Fadc=1MHz 3. Modify the explanation in the example asm code of DECXSZ and INCXSZ 4. Insert colon after the label in the example asm code of "INSTRUCTION SET" 5. Add comment for the conversion time in the ADC electrical characteristics 6. ICP mode needs PA7 in PIN DESCRIPTIONS at p.11
0.81	Jan, 2023	1. Update Min. Operating Voltage for Fsys=20MHz(FXT) 2. Modify Pin Assignment Diagram 3. Modify TM56M1522/21H Block Diagram 4. Modify the specification of LDOC 5. Update the graph of minimal operating voltage 6. Modify the description for PWMCKS=FIRC*2
0.82	Feb, 2023	Add "LDOC voltage vs VCC" into Characteristics Graphs Delete 1 st page Update the specification of LDOC
0.83	Feb, 2023	Delete the item in AMENDMENT HISTORY from version 0.1 to version 0.79 PA7 has no high-sink capability in the description of Feature, I/O Port, HSINK and DC characteristics Add QFN-16 and DFN-10 into Pin Summary Update typical value of Ioh, Iol, Rpu
0.84	Feb, 2023	Update the graph of minimal operating voltage Update Icc in DC characteristics
0.85	Feb, 2023	Add pin change wake-up into features Add a section of Pin Change Wake Up Add "Trimmed VBG1.2V/2V/2.5V" into features Add description for the usage of BG2P5TRIM and BG2TRIM
0.90	Feb, 2023	Update Icc in DC characteristics Update LVD Hysteresis Window in DC characteristics Update LVR Hysteresis Window in DC characteristics Add LDOC Current vs. Voltage Delete TBD and relative modification in FEATURES Add TM56M1521H
0.91	Feb, 2023	1. Add comparison table between TM56F1552/22 and TM56M1522 2. change CIN3 and CPI4 as reserved 3. Add "Don't use ADVREFS=11 for the selection of DAC's VREF" 4. delete BG2P5TRIM 5. Add PORSEL, ADVREFS=11, LDOCOUT, IRCFT, BG2TRIM and RDCTL can't be emulated 7. 18Eh.3 must be set as 1 in emulation 8. PA7 has no high-sink , 1/2 bias and pull-down 9. Change 96~1536ms as 84~1344ms for WDT 10. Change 12~96ms as 10.5~84ms for WKT
0.92	Feb, 2023	1. Add ROM endurance in the description of PROM(p.14) 2. Modified typical Ioh@3V as 5.3mA 3. Modified WDT Time out=192ms as 168ms in the example code of p.42 4. Modified WKT period=48ms as 42ms in the example code of p.42 5. Modified typical "RESET Input Low width" from 30us to 11us 6. Modified typical "CPU start up time" as 21ms 7. Modified maximal FIRC frequency @-40°C~105°C Vcc=3~5V as +2% 8. Modify LDOC's description: 1.2V LDO regulator @Max 70mA in the section of features in p.8 9. Modify LDOC's description: 1.2V LDO regulator @Max 70mA output in the section of pin descriptions in p.12 10. Modify LDOC's description: 1.2V LDO regulator in the section of dc characteristics in p.91 11. Enlarge the graphs of "LDOC Current vs. Voltage" 12. Remove heating coil for 2V ADC Vref in the section of features in p.8
0.93	Mar, 2023	1. Add the condition of RDCTL=8ns into the graph of minimal operating voltage 2. "SCIN=010: reserved" and "SCIP=011: reserved" in memory map(p.75)
0.94	Mar, 2023	1. reduce the hierarchy of table of content 2. change "RDCTL=3 or 11" as RDCTL=8ns(p.5, p.8, p.74) 3. Change "LVRE=0x02=2.3V" as "LVRE=2.3V" in the graph of min operating voltage
0.95	Mar, 2023	Modify the description of operating voltage in features Modify "V _{HYS_CMP} " in comparator characteristics



	T	
0.96	Mar, 2023	TABRH and relative description/example: TABR register is also loaded with high byte of ROM[DPTR]. TABRL and relative description/example: TABR register is also loaded with low byte of ROM[DPTR]. TABR write 01h: Read PROM low byte data to W and TABR TABR write 02h: Read PROM high byte data to W and TABR Add more description for TABR
0.97	Mar, 2023	 typo: negedge and posedge trigger => falling edge and rising edge trigger typo: falling edge to trigger => falling edge trigger typo: rising edge to trigger => rising edge trigger typo: CFG02 => BG2TRIM, delete CFG0B typo: PCH_S(10Ch) => PCH_S(Write 0x1C to PCH) Add description for PCH_S into the table of PCH: After reset, the PCH_S is cleared typo: 85 KHz SIRC => 95 KHz(@Vcc=5V) SIRC typo: a 16 MHz System clock rate requires V_{CC} > 1.9V => a 16 MHz System clock rate requires V_{CC} > 2V@(25°C) typo: Chip => chip typo: PA7 has no 1/2 bias and pull-down => PA7 has no 1/2 bias and pull-down capability typo: STOP mode can be woken up only by External pin interrupt => STOP mode can be woken up only by external pin interrupt and pin-change. typo: TM0 interrupt interval cycle time => TM0 interrupt frequency typo: 85 KHz => 95 KHz; 42.5 KHz => 47.5 KHz; 2.656 KHz => 2.969 KHz typo: Write TM0 => Write TM0(TM0WR); TM0 => timer0; TM0 => Timer0(TM0)
0.98	Sep, 2023	Update the block diagram of ADC Modify the minimal value of LDOC Update LVD and LVR(Add TM56M1522B/22C)
0.99	Sep, 2023	1. typo: Modify POR as 1.8V in the table of "FAMILY OVERVIEW" 2. Delete "2V ADC Vref" from the chapter of FEATURES(Redundant) 3. Modify the description of I/O ports as "All I/O with High-Sink except PA7" in the chapter of FEATURES 4. Add the POR Voltage Electrical Characteristics 5. Add VPP into the table of "PIN DESCRIPTIONS" 6. Rename PA7 as PA7(VPP) in "PIN DESCRIPTIONS"
1.00	Oct, 2023	1. typo: correct the reset value of bit 5 as "x" in the table of PINMOD(105h) 2. change TM1 to Timer1(TM1) 3. typo: change "19h.3~0" as "19h.4~0" 4. Modify the timing diagram of ADC 5. Modify Max. value of Total Accuracy and Integral Non-Linearity of ADC Electrical Characteristics
1.01	Oct, 2023	1. Modified programming pin as 7-wire for normal mode
1.02	Jan, 2024	1. Fix typo in the table of PIN SUMMARY: TM52M -> TM56M 2. Add the table of OPTION and OPTION2 into the chapter of Interrupt 3. Modify the description about OPTION in the table of MEMORY MAP 4. Add more explanation at relative context: PA7 has no high-sink, 1/2 bias and resistor pull-down capability. 5. Add note for unbonded pads
1.03	Jan, 2024	Fix typo of IORWX as "(W) OR (f)" Add note for suggested RDCTL below the graph of minimal operating voltage Add the table of RDCTL into the section of Program ROM (PROM) Change the suggested value of RDCTL to bold font.
1.04	Mar, 2024	1. Add ADC reference voltage for ADVREFS=11b into the table of ADC Electrical Characteristics 2. Change the pin assignment of TM56M1522B 3. Add the pin assignment diagram of TM56M1522L 4. Add the pin assignment diagram of SOP14 for TM56M1522 5. Update PACKAGING INFORMATION 6. Update PIN SUMMARY 7. Update the LVR/LVD value of TM56M1522B/22L 8. Add TM56M1522B/22C/22L/21H into "FAMILY OVERVIEW" 9. Fix typo: default value of SYSCFG is 0000_0010_0000(TM56M1522/21H)/ 0000_0100_0000_0000(TM56M1522B/22C/22L) 10. Replace "CMOS Output" with "CMOS Output (except PWMx)" in I/O Pin Function Table 1~4 11. Add TM56M1522L into relative location



CONTENTS

AM	END	MENT HISTORY	2
CO	NTEN	NTS	4
FAI	MILY	OVERVIEW	6
FEA	ATUR	RES	7
		I BLOCK DIAGRAM	
		IGNMENT DIAGRAM	
PIN	DES	CRIPTIONS	13
PIN	SUM	IMARY	14
FU	NCTI	ON DESCRIPTION	
1	CPI	J Core	15
•	1.1	Program ROM (PROM)	
	1.2	System Configuration Register (SYSCFG)	
	1.3	RAM Addressing Mode	
	1.4	Programming Counter (PC) and Stack	
2	Res	et	
	2.1	Power on Reset (POR)	25
	2.2	Low Voltage Reset (LVR)	25
	2.3	External Pin Reset (XRST)	26
	2.4	Watchdog Timer Reset (WDTR)	26
3	Clo	ck Circuitry and Operation Mode	
	3.1	System Clock	27
	3.2	Dual System Clock Modes Transition	29
	3.3	System Clock Oscillator	32
4	Inte	rrupt	33
5	I/O	Port	37
	5.1	PA0-PA7, PB0-PB2, PB4-PB6	37
	5.2	Pin Change Wake Up	41
6	Peri	pheral Functional Block	
	6.1	Watchdog (WDT) /Wakeup (WKT) Timer	42
	6.2	Timer0	
	6.3	Timer1	50
	6.4	T2:15-bit Timer	
	6.5	PWM: 16 bits PWM	
	6.6	Analog-to-Digital Converter	
	6.7	Comparator	
	6.8	Cyclic Redundancy Check (CRC)	68
ME	MOR	RY MAP	69
INS	TRU	CTION SET	78
ELI	ECTR	RICAL CHARACTERISTICS	92





1.	Absolute Maximum Ratings	92
	DC Characteristics	
3.	Clock Timing	93
	Reset Timing Characteristics	
	LVR Circuit Characteristics	
6.	LVD Circuit Characteristics	95
7.	ADC Electrical Characteristics	96
8.	Comparator Characteristics	96
	Characteristics Graphs	
PAC	CKAGING INFORMATION	101



FAMILY OVERVIEW

	TM56F1552 (TK) TM56F1522 (IO)	TM56M1522/22B/22C/22L/21H				
EV board	On chip debug	TM56F1552 (TK) TM56F1522 (IO)				
RAM	336	256				
EEPROM	128	X				
СТК	V	X				
SIRC	84 KHz@5V/25°C	95.6 KHz@5V/25℃				
WDT	96ms, 192ms, 768ms,1536ms @5V	84ms, 168ms, 672ms, 1344 ms @5V				
WKT	12ms,24ms,48ms,96ms @5V	10.5ms,21ms,42ms,84ms @5V				
SFR.RDCTL	x	V (suggest RDCTL=8ns)				
OPA	V	X				
SFR.OPOF (CMPP to OPO)	OPOF=0 (POR, CMPP <= OPO) OPOF=1 (CMPP <= CIPx)	No OPA, must set OPOF =1 (CMPP connect to CIPx) in emulation. CIN3 and CIP4 resvered				
SFR.ADVREFS	VCC / 2.48V	VCC / 2 / 2.48V ADVREFS=2V, could not be emulated				
SFR.BG2TRIM	x	Read BG2TRIM and Write into BGTRIM, obtain ADVREFS=2.0V				
SFR.SVRF (DAC VREF)	VCC / 1.2 / 2.48V	VCC / 1.2 / 2.48V				
SFR.IRCFT	x	Fine-tuning 32-level freq each IRCF step, IRCFT could not be emulated				
PAD.LDOC	x	LDOC, could not be emulated				
PA7 High Sink	75mA@5V	48mA@5V No 1/2 bias No resistor pull-down				
Ю	PA7~0 PB7~0 PD1~0	PA7~0 PB6~4, PB2~0				
POR	1.95V No PORSEL	1.8V Has PORSEL				
Minimal Operating Voltage	1.9V @16MHz	2.3V @16MHz				
LVR _{th}	2.05V~4.15V	2.05V~4.15V(TM56M1522/21H) 1.8V~3.9V(TM56M1522B/22C/22L)				
LVD _{th}	2.2V~4.15V	2.2V~4.15V(TM56M1522/21H) 1.93V~3.87V(TM56M1522B/22C/22L)				



FEATURES

- 1. ROM: 4K x 16 bits MTP(TM56M1522/22B/22C/22L), 2K x 16 bits MTP(TM56M1521H)
- 2. RAM: 256 x 8 bits
- 3. STACK: 8 Levels
- 4. System Clock type selections:
 - Fast clock from 1~20 MHz Crystal (FXT)
 - Fast clock from Internal RC (FIRC, 16 MHz)
 - Slow clock from 32768 Hz Crystal (SXT)
 - Slow clock from Internal RC (SIRC, 95 KHz@V_{CC}=5V)

5. System Clock Prescaler:

• System Clock can be divided by 1/2/4/8 option

6. Power Saving Operation Mode

- FAST Mode: Slow-clock is enabled, Fast-clock keeps CPU running
- SLOW Mode: Fast-clock can be disabled or enabled, Slow-clock keeps CPU running
- IDLE Mode: Fast-clock and CPU stop. Slow-clock, T2, or Wake-up Timer keep running
- STOP Mode: All clocks stop, T2 and Wake-up Timer stop

7. 3 Independent Timers

- Timer0
 - 8-bit timer divided by 1~256 pre-scale option / auto-reload / counter / interrupt / stop function
- Timer1
 - 8-bit timer divided by 1~256 pre-scale option / auto-reload / interrupt / stop function
 - Overflow and Toggle out
- T2
 - 15-bit timer with 4 interrupt interval time options
 - IDLE mode wake-up timer or used as one simple 15-bit time base
 - Clock source: Slow-clock, Fsys/128, or FIRC/512 (16 MHz/512)

8. Interrupt

- Three External Interrupt pins
 - 1 pin is falling edge wake-up triggered & Interrupts
 - 2 pins are rising or falling edge wake-up triggered & Interrupt
- Timer0 / Timer1 / T2 / Wake-up Timer Interrupt
- ADC Interrupt
- Comparator Interrupt
- PWM Interrupt
- LVD Interrupt



9. Wake-up Timer (WKT)

- Clocked by built-in RC oscillator with 4 adjustable interrupt times
 - $-10.5 \text{ ms} / 21 \text{ ms} / 42 \text{ ms} / 84 \text{ ms} @V_{CC}=5V$

10. Watchdog Timer (WDT)

- Clocked by built-in RC oscillator with 4 adjustable reset times
 - $-84 \text{ ms} / 168 \text{ ms} / 672 \text{ ms} / 1344 \text{ ms} @V_{CC}=5V$
- Watchdog timer can be disabled / enabled in STOP mode

11. Six 16 bits PWMs

- Six individual duty-adjustable, shared period-adjustable
- PWM clock source: System clock (Fsys), FIRC (16 MHz), FIRC*2 (32 MHz)
- PWM0 supports complementary output (PWM0P, PWM0N)
- PWM0 output with non-overlap time durations adjustable: (0~15)*(PWMCLK)
- PWM0N/0P/1/2/3/5 has two outputs(PWM4 merely one)

12. 12-bit ADC with 13 channels for External Pin Input and 2 channels for Internal Voltage

- Two internal voltage channels: VBG, 1/4VCC
- ullet ADC reference voltage: V_{CC} , V_{BG} (2.48V) and V_{BG} (2V)

13. Comparator

- Comparator x 1
 - With 7-bit DAC input
 - DAC reference voltage: V_{CC} or V_{BG} (1.20V or 2.48V)

14. Reset Sources

- Power On Reset
- Watchdog Timer Reset
- Low Voltage Reset
- External Pin Reset

15. Low Voltage Reset (LVR) and Low Voltage Detection (LVD)

- 16-Level Low Voltage Reset:
 - 2.05V~4.15V(TM56M1522/21H)/1.8V~3.9V(TM56M1522B/22C/22L), can be disabled
- 15-Level Low Voltage Detection:
 - 2.20V~4.15V(TM56M1522/21H)/1.93V~3.87V(TM56M1522B/22C/22L), can be disabled

16. Operating Voltage

- Fsys= 16 MHz, LVR \sim 5.5V. Suggest LVR \geq 2.30V
- Fsys= 8 MHz, PWMCKS=FIRC*1, LVR~5.5V. Suggest LVR ≥ 2.05V(TM56M1522/21H)
 Fsys= 8 MHz, PWMCKS=FIRC*1, LVR~5.5V. Suggest LVR ≥ 1.8V(TM56M1522B/22C/22L)
 Note: Refer to the "Electrical Characteristics Graphs".

17. Operating Temperature Range: -40°C to + 105°C



- 18. Table Read Instruction: 16-bit ROM data lookup table
- 19. Integrated 16-bit Cyclic Redundancy Check (CRC) function
- 20. Instruction set: 39 Instructions
- 21. I/O ports:
 - Maximum 14 programmable I/O pins
 - Open-Drain Output
 - CMOS Push-Pull Output
 - Schmitt Trigger Input with pull-up / pull-down resistor option(PA7 has no pull-down resistor)
 - All I/O with High-Sink except PA7
 - 1/2 V_{CC} (1/2 bias) Output (except PA7)
 - All pin change wake up (falling edge and rising edge trigger)

22. LDOC

• 1.2V LDO regulator @Max 70mA output to PA3

23. IRCFT

- FIRC frequency 5-bit fine-tuning per trimming step for frequency tracking
- 24. Programming connectivity support 5-wire (ICP) or 7-wire program
- 25. RDCTL: Read signal delay control for Program ROM
 - The user must switch this register to "8ns" to enhance the performance of minimal operating voltage.

26. Trimmed VBG1.2V/2V

• The users could move BG2TRIM to BGTRIM for exact 2V VBG.

27. Package Types:


- 16-pin SOP (150 mil)
- 10-pin MSOP (118 mil)
- 8-pin SOP (150 mil)
- 16-pin QFN (3*3*0.75 0.5mm)
- 10-pin DFN (3*3*0.75 0.5mm)

28. Supported EV board

• TM56F1552/22



SYSTEM BLOCK DIAGRAM




TM56M1522/22B/22C/22L/21H Block Diagram



PIN ASSIGNMENT DIAGRAM


Software initialization is necessary for the pads that are not bonded.





TM56M1522/22C/21H VCC 1 XIN/PWM0P/ADC4/PA4 2 CMPO/XOUT/PWM30/ADC5/PA5 3 VPP/INT2/nRESET/PA7 4 PWM0N/ADC6/PA6 5 TM56M1522/22C/21H 10 VSS 9 PA3/ADC3/PWM20/INT0/CIN1/LDOC 8 PA0/ADC0/PWM50/CIN2 7 PA1/ADC1/PWM10/INT1/CIP1 6 PA2/ADC2/PWM40/TM0CKI/CIP2

TM56M1522/22C/21H





PIN DESCRIPTIONS

Name	In/Out	Pin Description	
PA0~PA7 PB0~PB2 PB4~PB6	I/O	Bit-programmable I/O port for Schmitt-trigger input, CMOS push-pull output, open-drain output or $1/2V_{\rm CC}$ output. Pull-up/Pull-down resistors are assignable by software. PA7 has no high-sink, 1/2 bias and resistor pull-down capability.	
nRESET	I	External active low reset	
VCC, VSS	P	Power Voltage input pin and ground	
VPP	I	MTP programming high voltage(9.5V) input	
XIN, XOUT	_	Crystal/Resonator oscillator connection for System clock (FXT or SXT)	
INT0~INT2	I	External interrupt input	
TM0CKI	I	Timer0's input in counter mode	
PWM0P	О	16 bits PWM0 positive output	
PWM0N	О	16 bits PWM0 negative output	
PWM1O~PWM5O	О	16 bits PWM1~PWM5 output	
CMPO	О	Comparator status output	
ADC0~ADC12	I	ADC channel input	
CIN1, CIN2, CIN4	I	Comparator negative port input	
CIP1~CIP3	I	Comparator positive port input	
LDOC	О	1.2V LDO regulator @Max 70mA output	

Programming pins:

Normal mode (7-wire): VCC / VSS / PA0 / PA1 / PA4 / PA5 / PA7(VPP)

ICP mode (5-wire): VCC / VSS / PA0 / PA1 / PA7(VPP) - When using ICP (In-Circuit Program) mode, the PCB needs to remove all components of PA0, PA1.



PIN SUMMARY

	Pin Number							(FPIC	O			1	Alte	erna	te Function		
I		(1	I))	I				In	put		o	utp	ut				
TM56M1522/22C/21H (SOP-16)	TM56M1522B/22L (SOP-16)	TM56M1522(SOP-14)	TM56M1522/22C/21H (QFN-16)	TM56M1522/22C/21H (MSOP-10) (DFN-10)	TM56M1522/22C/21H (SOP-8)	Pin Name		Pull-up Control	Pull-down Control	Ext. Interrupt	Wake up	Open Drain	CMOS Push-Pull	$1/2 V_{\rm CC}$ (1/2 Bias)	$\mathbf{M}\mathbf{M}\mathbf{d}$	ODV	Comparator	MISC
2	2	2	2	2	2	PA4/ADC4/PWM0P/XIN	I/O	•	•		•	•	•	•	•	•		XIN
3	3	3	3	3	3	PA5/ADC5/PWM3O/XOUT/CMPO	I/O	•	•		•	•	•	•	•	•	•	XOUT
4	4	4	4	4	4	PA7/nRESET/INT2/VPP	I/O	•		•	•	•	•					nRESET/VPP
5	5	5	7	5	_	PA6/ADC6/PWM0N	I/O	•	•		•	•	•	•	•	•		
6	6	_	8	_	_	PB0/ADC7/PWM1O	I/O	•	•		•	•	•	•	•	•		
7	7	_	6	_	_	PB1/ADC8/PWM2O/INT1	I/O	•	•	•	•	•	•	•	•	•		
8	8	6	5	-	_	PB2/ADC9/PWM3O/INT0	I/O	•	•	•	•	•	•	•	•	•		
9	9	7	9	1	_	PB4/ADC10/PWM0P/CIN4	I/O	•	•		•	•	•	•	•	•	•	
10	10	8	10	1	_	PB5/ADC11/PWM5O/INT2	I/O	•	•	•	•	•	•	•	•	•		
11	11	9	11	1	_	PB6/ADC12/PWM0N/CIP3	I/O	•	•		•	•	•	•	•	•	•	
12	12	10	12	6	_	PA2/ADC2/PWM4O/TM0CKI/CIP2	I/O	•	•		•	•	•	•	•	•	•	TM0CKI
13	13	11	13	8	6	PA0/ADC0/PWM5O/CIN2	I/O	•	•		•	•	•	•	•	•	•	
14	14	12	14	7	5	PA1/ADC1/PWM1O/INT1/CIP1	I/O	•	•	•	•	•	•	•	•	•	•	
15	15	13	15	9	7	PA3/ADC3/PWM2O/INT0/CIN1/LDOC	I/O	•	•	•	•	•	•	•	•	•	•	LDOC
16	1	14	16	10	8	VSS	P											
1	16	1	1	1	1	VCC	P											



FUNCTION DESCRIPTION

1 CPU Core

1.1 Program ROM (PROM)

The MTP ROM of this device is 4K(TM56M1522/22B/22C/22L)/2K(TM56M1521H) words, with an extra 32-Word INFO area to store the SYSCFG. The ROM can be written multi-times and can be read as long as the PROTECT (CFGWH.15) bit of SYSCFG is not set. The SYSCFG can be read no matter PROTECT is set or cleared, but PROTECT bit can be cleared only when User ROM Code area is erased. On the other hand, if PROTECT bit is set, the user ROM code area will not be read by writer, and the user ROM code can't be updated until the PROTECT bit is cleared. The endurance of ROM is 1000 times $@Vcc=5V/25\,^{\circ}C$

	Program Memory
000h	Reset Vector
004h	Interrupt Vector
005h	-
	User Code
FFFh/7FFh	
(TM56M1522/22B/	
22C/22L/21H)	

00h	
	SYSCFG (INFO area)
1Fh	32 x 16

113h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RDCTL	_	_	_	_	_	-	RDO	CTL
R/W	-	-	-	-	-	_	R/	W
Reset	-	_	_	_	_	-	0	0

113h.1~0 **RDCTL:** Read signal delay control for Program ROM

00: 20ns delay for read signal of Program ROM

01: 16ns delay for read signal of Program ROM

10: 12ns delay for read signal of Program ROM

11: 8ns delay for read signal of Program ROM

Change this register at slow clock for safety.

The user must switch this register to "8ns" to enhance the performance of minimal operating voltage.

This feature can't be emulated.

1.1.1 Reset Vector (000h)

After reset, system will restart the program counter (PC) at the address 000h, all registers will revert to the default value.

1.1.2 Interrupt Vector (004h)

When an interrupt occurs, the program counter (PC) will be pushed onto the stack and jumps to address 004h.



1.2 System Configuration Register (SYSCFG)

The System Configuration Register (SYSCFG) is located at MTP INFO area; it contains a 16 bits register (CFGWH). The SYSCFG determines the option for initial condition of CPU. It is written by PROM Write only. User can select LVR operation mode and chip operation mode by SYSCFG register. The 15th bit of CFGWH is code-protected selection bit. If this bit is 1, the data in PROM will be protected when user reads PROM.

protected w	Bit		15~0						
Default	Value	0000_0010_0000_0000(TM56M1522/21H) 0000_0100_0000_0000(TM56M1522B/22C/22L)							
Bit			Description						
		PROTECT : Code protection selection							
	15	0	Disable						
	13	1	Enable						
		WDTE: W	/DT Reset Enable						
	12 12	0X	Disable						
	13-12	10	Enable in FAST/SLOW mode, Disable in IDLE/STOP mode						
		11	Always Enable						
		LVR: Low	Voltage Reset Mode						
		0000	LV Reset 2.05V(TM56M1522/21H)/1.80V(TM56M1522B/22C/22L)						
		0001	LV Reset 2.20V(TM56M1522/21H)/1.93V(TM56M1522B/22C/22L)						
		0010	LV Reset 2.30V(TM56M1522/21H)/2.07V(TM56M1522B/22C/22L)						
		0011	LV Reset 2.45V(TM56M1522/21H)/2.21V(TM56M1522B/22C/22L)						
		0100	LV Reset 2.60V(TM56M1522/21H)/2.36V(TM56M1522B/22C/22L)						
		0101	LV Reset 2.75V(TM56M1522/21H)/2.49V(TM56M1522B/22C/22L)						
		0110	LV Reset 2.90V(TM56M1522/21H)/2.63V(TM56M1522B/22C/22L)						
	11-8	0111	LV Reset 3.00V(TM56M1522/21H)/2.77V(TM56M1522B/22C/22L)						
		1000	LV Reset 3.15V(TM56M1522/21H)/2.91V(TM56M1522B/22C/22L)						
CFGWH		1001	LV Reset 3.30V(TM56M1522/21H)/3.06V(TM56M1522B/22C/22L)						
		1010	LV Reset 3.45V(TM56M1522/21H)/3.20V(TM56M1522B/22C/22L)						
		1011	LV Reset 3.60V(TM56M1522/21H)/3.34V(TM56M1522B/22C/22L)						
		1100	LV Reset 3.70V(TM56M1522/21H)/3.48V(TM56M1522B/22C/22L)						
		1101	LV Reset 3.85V(TM56M1522/21H)/3.63V(TM56M1522B/22C/22L)						
		1110	LV Reset 4.00V(TM56M1522/21H)/3.77V(TM56M1522B/22C/22L)						
		1111	LV Reset 4.15V(TM56M1522/21H)/3.90V(TM56M1522B/22C/22L)						
		XRSTE: E	External Pin (PA7) Reset Enable						
	7	0	Disable (PA7 as I/O pin)						
		1	Enable						
		FIRCPSC	: FIRC Prescaler						
	5	0	Divided by 1 (16 MHz)						
		1	Divided by 2 (8 MHz)						
	_		POR duty cycle selection						
	4	0	POR enables at 1/16 data avalle (This feature con't be ampleted)						
		1	POR enables at 1/16 duty cycle(This feature can't be emulated)						
	3-0	tenx Reser	ved						




1.3 RAM Addressing Mode

There is one Data Memory Plane in CPU. The Plane is partitioned into four banks. Each bank extends up to 7Fh (128 bytes). The lower locations of each bank are reserved for Special Function Register (SFR). Above the SFR are General Purpose Registers, implemented as static RAM. All implemented banks contain Special Function Registers. Some frequently used Special Function Registers from one bank may be mirrored in another bank for code reduction and quicker access.

Bit RP1 and RP0 (STATUS[6:5]) are the bank select bits.

[RP1, RP0]	BANK
00	0
01	1
10	2
11	3

The plane can be addressed directly or indirectly. The INDF register is not a physical register. Addressing the INDF register will cause indirect addressing. Indirect addressing is possible by using the INDF register. Any instruction using the INDF register actually accesses the register pointed to by File Select Register, FSR. Reading the INDF register itself, indirectly (FSR = '0') will read 00h. Writing to the INDF register indirectly (FSR = '0') results in a no operation (although status bit may be affected). An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit (STATUS[7]). Refer to the figure below.



Direct / Indirect Addressing

Keeping RP0=RP1=0 in the beginning of the F/W code and using the new instruction set.

The advantage of using new instruction is user can ignore the bank location of registers and the code size can be saved. The new instruction is almost the same as the old instruction. By replacing the "F" to "X" in the instruction set can easily use the new instruction without switching the bank.



For example:

BC F	TM0IE	→	BCX	TM0IE
DECF	CNT, 1	→	DECX	CNT, 1
INCFSZ	RAM25, 0	→	INCXSZ	RAM25, 0
MOVWF	PAMOD10	→	MOVWX	PAMOD10
RL F	RAMA0, 0	→	RLX	RAMA0, 0
SWAP F	ADCTL, 0	→	SWAPX	ADCTL, 0

	[BANK0]		【BANK1】		[BANK2]		[BANK3]
0004	000~07Fh		080h~0FFh	4004	100h~17Fh		180h~1FFh
000h	INDF	080h	INDF	100h	INDF	180h	INDF
001h	TM0	081h	OPTION	101h	TM0	181h	OPTION
002h	PCL	082h	PCL	102h	PCL	182h	PCL
003h	STATUS	083h	STATUS	103h	STATUS	183h	STATUS
004h	FSR	084h	FSR	104h	FSR	184h	FSR
005h	PAD	085h	PAMOD10	105h	PINMOD	185h	DPL
006h	PBD	086h	PAMOD32	106h		186h	DPH
007h		087h	PAMOD54	107h		187h	CRCDL
008h		088h	PAMOD76	108h		188h	CRCDH
009h		089h	PWMCTL	109h	LVRPD	189h	CRCIN
00Ah	PCLATH	08Ah	PCLATH	10Ah	PCLATH	18Ah	PCLATH
00Bh	INTIE	08Bh	INTIE	10Bh	INTIE	18Bh	INTIE
00Ch	INTIF	08Ch	PBMOD10	10Ch	PCH	18Ch	TABR
00Dh	INTIE1	08Dh	PBMOD32	10Dh		18Dh	CMPCTL
00Eh	INTIF1	08Eh	PBMOD54	10Eh	BGTRIM	18Eh	CMPPNS
00Fh	CLKCTL	08Fh	PBMOD76	10Fh	IRCF	18Fh	DACTL
010h	TM0RLD	090h		110h		190h	
011h	TM0CTL	091h	OPTION2	111h	BG2TRIM	191h	
012h	TM1	092h	PWMPRDH	112h	LDOCCTL	192h	
013h	TM1RLD	093h	PWMPRDL	113h	RDCTL	193h	
014h	TM1CTL	094h	PWM0DH	114h	IRCFT	194h	
015h	T2CTL	095h	PWM0DL	115h		195h	
016h	LVCTL	096h	PWM1DH	116h		196h	
017h	ADCDH	097h	PWM1DL	117h		197h	
018h	ADCTL	098h	PWM2DH	118h		198h	
019h	ADCTL2	099h	PWM2DL	119h		199h	
01Ah		09Ah	PWM3DH	11Ah		19Ah	
01Bh		09Bh	PWM3DL	11Bh		19Bh	
01Ch		09Ch	PWM4DH	11Ch		19Ch	
01Dh		09Dh	PWM4DL	11Dh		19Dh	
01Eh		09Eh	PWM5DH	11Eh		19Eh	
01Fh		09Fh	PWM5DL	11Fh		19Fh	
020h		0A0h	1 WWSDE	120h		1A0h	
02011		UAUII		12011		IAUII	
	RAM Bank0 area		RAM Bank1 area		RAM Bank2 area		Don't Use
	(80 Bytes)		(80 Bytes)		(80 Bytes)		
06Fh	• .	0EFh	• .	16Fh	•	1EFh_	
070h	common area	0F0h	accesses	170h	accesses	1F0h	accesses
	(16 Bytes)		070h~07Fh		070h~07Fh		070h~07Fh
07Fh		0FFh		17Fh		1FFh	



♦ Example: read / write register by using direct addressing (**force RP0=RP1=0**)

CLKCTL 00Fh ; SFR in Bank0 equ 012h ; SFR in Bank0 TM1 equ ; SFR in Bank1 OPTION2 equ 091h **LVRPD** 109h ; SFR in Bank2 equ **IRCF** equ 10Fh : SFR in Bank2 DPL ; SFR in Bank3 185h equ RAM020 equ 020h ; RAM in Bank0 0A0h; RAM in Bank1 RAM0A0 equ

MOVXW TM1 ; read TM1 (Bank0) to W
MOVXW OPTION2 ; read OPTION2 (Bank1) to W
MOVXW IRCF ; read IRCF (Bank2) to W
MOVXW DPL ; read DPL (Bank3) to W

MOVLW 16h ; W = 16h

 $\begin{array}{lll} MOVWX & RAM020 & ; RAM[0x020] = W = 16h \\ MOVWX & RAM0A0 & ; RAM[0x0A0] = W = 16h \\ \end{array}$

MOVLW 37h : W = 37h

MOVWX LVRPD ; LVRPD = W = 37h, force LVR/POR disable

MOVXW CLKCTL ; read SFR CLKCTL (00Fh) to W MOVXW IRCF ; read SFR IRCF (10Fh) to W

MOVLW 0Bh ; W = 0Bh

 $\begin{array}{ll} \text{MOVWX} & \text{CLKCTL} \\ \text{MOVWX} & \text{IRCF} \\ \end{array} \hspace{0.5cm} ; \hspace{0.5cm} \text{CLKCTL} \hspace{0.1cm} (00\text{Fh}) = W = 0\text{Bh} \\ \text{SUBSTANTIAN SUBSTANTIAL SUBST$

♦ Example: read / write register by using indirect addressing (force RP0=RP1=0)

 $\begin{array}{ll} BSX & IRP & ; IRP = 1 => Bank2/3 \\ MOVLW & 0Fh & ; W = 0Fh \end{array}$

 $\begin{array}{lll} \text{MOVWX} & \text{FSR} & \text{; FSR} = \text{W} = 0 \text{Fh} \\ \text{MOVXW} & \text{INDF} & \text{; read SFR IRCF (10Fh) to W} \\ \end{array}$

BSX IRP $= 1 \Rightarrow Bank2/3$

 $\begin{array}{lll} MOVLW & 0Fh & ; W=0Fh \\ MOVWX & FSR & ; FSR=W=0Fh \end{array}$

MOVLW OBh ; W = OBh

MOVWX INDF ; IRCF (10Fh) = W = 0Bh

BCX IRP = $0 \Rightarrow Bank0/1$

MOVXW INDF ; read SFR CLKCTL (00Fh) to W

BCX $IRP = 0 \Rightarrow Bank0/1$

 $\begin{array}{lll} MOVLW & 0Fh & ; W=0Fh \\ MOVWX & FSR & ; FSR=W=0Fh \\ MOVLW & 0Bh & ; W=0Bh \end{array}$

MOVWX INDF ; CLKCTL(00Fh) = W = 0Bh



1.4 Programming Counter (PC) and Stack


The Programming Counter is 12-bit wide and capable of addressing a 4K x 16 MTP ROM. As a program instruction is executed, the PC will contain the address of the next program instruction to be executed. The PC value is normally increased by one except for the following cases. The Reset Vector (000h) and the Interrupt Vector (004h) are provided for PC initialization and Interrupt. For CALL/GOTO instruction, PC loads lower 11 bits address from instruction word and upper 1 bit from PCLATH[3]. For RET/RETL/RETLW instruction, PC retrieves its content from the top level STACK.

Before CALL/GOTO instruction is executed, the PCLATH[3] must be set if the destination address more than 2K, otherwise the PCLATH[3] must be cleared. Similar as RAM Addressing Mode (refer section 1.3), the Chip provides new instruction set LCALL/LGOTO to replace CALL/GOTO instruction set. When using LCALL/LGOTO, user don't care about the destination address, just only keep PCLATH[3] cleared.

The low byte data of the Programming Counter (PC[7:0]) can be read and written by PCL register (002h/082h/102h/182h). The high byte data of Programming Counter (PC[11:8]) can only be read by PCH register (10Ch). The internal flag PCH_S is used to select the source of PCH, when executing any instruction with the PCL register as the destination. Write 0x1C to PCH register can set PCH_S, write others value to PCH register will clear PCH S. After reset, the PCH S is cleared.

When PCH_S is cleared to '0', executing any instruction with the PCL register as the destination simultaneously causes PCH to be replaced by the contents of the PCLATH (00Ah/08Ah/10Ah/18Ah) register. This allows the entire contents of the program counter to be changed by writing the desired high byte to the PCLATH register. When the low byte is written to the PCL register, all contents of program counter will change to the values contained in the PCLATH register and those being written to the PCL register.

When PCH_S is set to '1', executing any instruction with the PCL register as the destination the low byte is written to the PCL register and will not change the PCH. It is recommended to setting PCH_S to '1' when using any instruction with the PCL register as the destination, but C language doesn't support this function.





002h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
PCL	PCL								
R/W		R/W							
Reset	0	0	0	0	0	0	0	0	

002h.7~0 **PCL:** Programming Counter data bit 7~0

00Ah	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PCLATH		G]	PR		PCLATH			
R/W	R/W				R/W			
Reset	0	0	0	0	0	0	0	0

00Ah.3~0 **PCLATH:** Programming Counter high byte data when instruction with PCL as destination is executed, and PCH_S is cleared

00Ah.3 **PCLATH:** Programming Counter upper 1 bit when CALL/GOTO instruction is executed Note: When using LCALL/LGOTO instruction must keep cleared

10Ch	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
PCH		РСН								
R/W	W				R/W					
Reset	0	0	0	0	0	0	0	0		

10Ch.7~0 **PCH (W):** Programming Counter high byte source selection when instruction with PCL as destination is executed

write 0x1C to set $PCH_S = 1$: PCH keep the original value write others to clear $PCH_S = 0$: PCH is from PCLATH After reset, the PCH_S is cleared

10Ch.3~0 **PCH (R):** Programming Counter data bit 11~8



The STACK is 12-bit wide and 8-level in depth. The LCALL instruction and hardware interrupt will push STACK level in order, while the RET/RETI/RETLW instruction pops STACK level in order. For table lookup, the device offer the powerful table read instructions TABRL, TABRH to return the 16-bit ROM data into W and TABR register by setting DPTR={DPH, DPL} registers. It also offers another way to read the 16-bit ROM data into W and TABR register by setting TABR (18Ch) for C language.

♦ Example: To look up the PROM data located "TABLE1" and "TABLE2".

ORG	000h LGOTO	START	; Reset Vector
	Edolo	START	
STAR		001	
	MOVLW MOVWX	00h RAM020	. Cat la alaum tabla's address
	MOVLW	1Ch	; Set lookup table's address ; Write 1Ch to PCH to set PCH_S flag
	MOVEW	PCH	, while tell to tell to set tell_5 hag
LOOP		1 011	
	MOVXW	RAM020	; Move index value to W register
	LCALL	TABLE1	; To lookup data
	INCX	RAM020, 1	; Increment the index address for next address
	LGOTO	LOOP	; Go to LOOP label
	MOVLW	(TABLE2 >>8) & 0xff	
	MOVWX	DPH	
	MOVLW	(TABLE2) & 0xff	
	MOVWX	DPL	; DPTR = {DPH, DPL} = TABLE2
; Table		ns TABRL / TABRH	, ,
,	TABRL		; Read PROM low byte data to W and TABR
			(W = TABR = 86h)
	TABRH		; Read PROM high byte data to W and TABR
	TIBICI		(W = TABR = 19h)
			(22221 272)
: Table	e Read by SFR TAB	R	
, ruon	MOVLW	01h	; TABR write 01h = instruction TABRL
	MOVWX	TABR	; Read PROM low byte data to W and TABR
	WOVWA	TADIX	(W = TABR = 86h)
	MOVXW	TABR	; Read TABR to W (W = $86h$)
	MOVLW	02h	; TABR write 02h = instruction TABRH
	MOVEW	TABR	
	MOVWA	IADK	; read PROM high byte data to W and TABR $(W = TABR = 19h)$
	MOVXW	TABR	; read TABR to W (W = $19h$)
ORG	 X00h		
TABL		DCI 1	Alla Wilabor a Calabara
	ADDWX	PCL, 1	; Add the W with PCL, the result back in PCL
	RETLW	55h	; W=55h when return
	RETLW	56h	; W=56h when return
	RETLW	58h	; W=58h when return

DS-TM56M1522/22B/22C/22L/21H_E



TABLE2:

.DT 0x1986 ; 16-bit ROM data

.DT 0x3719

. . .

Note: The chip define 256 ROM address as one page, so that ROM has 16 pages, $000h\sim0FFh$, $100h\sim1FFh$, ..., $F00h\simFFFh$. On the other words, PC[11:8] can be define as page. A lookup table must be located at the same page to avoid getting wrong data. Thus, the lookup table has maximum 255 data for above example with starting a lookup table at X00h (X = 1, 2, 3, ..., E, F). If a lookup table has fewer data, it needs not setting the starting address at X00h, but only confirms all lookup table data are located at the same page.

18Ch	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
TABR	TABR									
R/W		R/W								
Reset	0	0	0	0	0	0	0	0		

18Ch.7~0 1. TABR write 01h = instruction TABRL (Read PROM low byte data to W and TABR)

- 2. TABR write 02h = instruction TABRH (Read PROM high byte data to W and TABR)
- 3. Don't write the value other than 01h or 02h into register TABR
- 4. After step.1 or step.2, read TABR to get main ROM table read value for C language Table Read for ASM: Support instruction TABRL/TABRH or register TABR. Suggest not using the method of register TABR. SFR HWAUTO=1 is also suggested.

Table Read for C: using register TABR. Only be used outside or inside the interrupt service routine. Don't utilize it inside and outside interrupt service routine simultaneously. Otherwise, something will be wrong.

1.4.1 ALU and Working (W) Register

The ALU is 8-bit wide and capable of addition, subtraction, shift and logical operations. In two-operand instructions, typically one operand is the W register, which is an 8-bit non-addressable register used for ALU operations. The other operand is either a file register or an immediate constant. In single operand instructions, the operand is either W register or a file register. Depending on the instruction executed, the ALU may affect the values of Carry (C), Digit Carry (DC), and Zero (Z) Flags in the STATUS register. The C and DC flags operate as a /Borrow and /Digit Borrow, respectively, in subtraction.

Note: /Borrow represents inverted of Borrow register.

/Digit Borrow represents inverted of Digit Borrow register.

1.4.2 STATUS Register (003h/083h/103h/183h)

This register contains the arithmetic status of ALU and the Reset status. The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. It is recommended, therefore, that only BCX, BSX and MOVWX instructions are used to alter the STATUS Register because these instructions do not affect those bits.

STATUS	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Reset Value	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R	R	R/W	R/W	R/W	
Bit	Description								
7	IRP: Register Bank Select bit (used for indirect addressing) $0 = \text{Bank } 0,1 \text{ (000h - 0FFh)}$ $1 = \text{Bank } 2,3 \text{ (100h - 1FFh)}$								



	RP1:RP0: Register Bank Select bits (used f	For direct addressing)					
	00 = Bank 0 (000h - 07Fh)	-					
6.5	$01 = Bank \ 1 \ (080h - 0FFh)$						
6:5	10 = Bank 2 (100h - 17Fh)						
	11 = Bank 3 (180h - 1FFh)						
	Each bank is 128 bytes						
	TO: Time Out Flag						
4	0: after Power On Reset or CLRWDT/SLE	EP instruction					
	1: WDT time out occurs						
	PD: Power Down Flag						
3	0: after Power On Reset or CLRWDT instruction						
	1: after SLEEP instruction						
	Z : Zero Flag						
2	0: the result of a logic operation is not zero						
	1: the result of a logic operation is zero						
	DC : Decimal Carry Flag or Decimal / Borro	pw Flag					
	ADD instruction	SUB instruction					
1	0: no carry	0: a borrow from the low nibble bits of					
	1: a carry from the low nibble bits of the	the result occurs					
	result occurs	1: no borrow					
	C: Carry Flag or /Borrow Flag						
0	ADD instruction	SUB instruction					
	0: no carry	0: a borrow occurs from the MSB					
	1: a carry occurs from the MSB	1: no borrow					

♦ Example: Write immediate data into STATUS register.

MOVLW 00h

MOVWX STATUS ; Clear STATUS register

♦ Example: Bit addressing set and clear STATUS register.

BSX STATUS, 0 ; Set C=1 BCX STATUS, 0 ; Clear C=0

♦ Example: Determine the C flag by BTXSS instruction.

BTXSS STATUS, 0 ; Check the carry flag
LGOTO LABEL_1 ; If C=0, goto LABEL_1
LGOTO LABEL_2 ; If C=1, goto LABEL_2



2 Reset

This device can be RESET in four ways.

- Power-On-Reset (POR)
- Low Voltage Reset (LVR)
- External Pin Reset (XRST)
- Watchdog Timer Reset (WDTR)

Resets can be caused by Power on Reset (POR), External Pin Reset (XRST), Watchdog Timer Reset (WDTR), or Low Voltage Reset (LVR). The CFGWH controls the Reset functionality. After Reset, the SFRs are returned to their default value, the program counter (PC) is cleared, and the system starts running from the reset vector 000h place. The TO and PD flags at status register (STATUS) are indicate system reset status.

2.1 Power on Reset (POR)

After Power-On-Reset, all system and peripheral control registers are then set to their default hardware Reset values.

2.2 Low Voltage Reset (LVR)

The Low Voltage Reset features static reset when supply voltage is below a threshold level. There are 16 threshold levels can be selected. The LVR's operation mode is defined by the CFGWH register. See the following LVR Selection Table; user must also consider the lowest operating voltage of operating frequency.

LVR Selection Table:

LVR level (TM56M1522/21H)	Operating voltage	LVR level (TM56M1522B/22C/22L)	Operating voltage
LVR2.05	$5.5V > V_{CC} > 2.05V$	LVR1.80	$5.5V > V_{CC} > 1.80V$
LVR2.20	$5.5V > V_{CC} > 2.20V$	LVR1.93	$5.5V > V_{CC} > 1.93V$
LVR2.30	$5.5V > V_{CC} > 2.30V$	LVR2.07	$5.5V > V_{CC} > 2.07V$
LVR2.45	$5.5V > V_{CC} > 2.45V$	LVR2.21	$5.5V > V_{CC} > 2.21V$
LVR2.60	$5.5V > V_{CC} > 2.60V$	LVR2.36	$5.5V > V_{CC} > 2.36V$
LVR2.75	$5.5V > V_{CC} > 2.75V$	LVR2.49	$5.5V > V_{CC} > 2.49V$
LVR2.90	$5.5V > V_{CC} > 2.90V$	LVR2.63	$5.5V > V_{CC} > 2.63V$
LVR3.00	$5.5V > V_{CC} > 3.00V$	LVR2.77	$5.5V > V_{CC} > 2.77V$
LVR3.15	$5.5V > V_{CC} > 3.15V$	LVR2.91	$5.5V > V_{CC} > 2.91V$
LVR3.30	$5.5V > V_{CC} > 3.30V$	LVR3.06	$5.5V > V_{CC} > 3.06V$
LVR3.45	$5.5V > V_{CC} > 3.45V$	LVR3.20	$5.5V > V_{CC} > 3.20V$
LVR3.60	$5.5V > V_{CC} > 3.60V$	LVR3.34	$5.5V > V_{CC} > 3.34V$
LVR3.70	$5.5V > V_{CC} > 3.70V$	LVR3.48	$5.5V > V_{CC} > 3.48V$
LVR3.85	$5.5V > V_{CC} > 3.85V$	LVR3.63	$5.5V > V_{CC} > 3.63V$
LVR4.00	$5.5V > V_{CC} > 4.00V$	LVR3.77	$5.5V > V_{CC} > 3.77V$
LVR4.15	$5.5V > V_{CC} > 4.15V$	LVR3.90	$5.5V > V_{CC} > 3.90V$


Different F_{sys} have different system minimum operating voltage, reference to Operating Voltage of DC characteristics, if current system voltage is low than minimum operating voltage and lower LVR is selected, then the system maybe enters dead-band and error occurs.



2.3 External Pin Reset (XRST)

The External Pin Reset (XRST) can be disabled or enabled by XRSTE at CFGWH register. External pin reset should be kept low for at least 2 SIRC clock cycles to ensure reset can active. The External Pin Reset also sets all the control registers to their default value but the TO/PD flags will not affected by these resets.

External reset pin (nRESET) is low level active. The system is running when reset pin is high level voltage input. The reset pin receives the low voltage and the system is reset. The external reset can reset the system during power on duration, and good external reset circuit can protect the system to avoid operating at inappropriate power condition.



2.4 Watchdog Timer Reset (WDTR)

The WDT reset can be disabled or enabled through the CFGWH register. Set WDTPSC to define the period during which WDT reset occurs. WDT reset counter can be cleared by device Reset or CLRWDT bit. WDT reset also set all the control registers to their default value. The TO/PD flags are not affected by WDT resets.

♦ Example: Defining Reset Vector

ORG 000h ; Reset Vector

LGOTO START ; Jump to user program address.

ORG 010h

START:

.. ; 010h, The head of user program

. . .

LGOTO START




3 Clock Circuitry and Operation Mode

3.1 System Clock

The device is designed with dual-clock system. There are four kinds of clock source, FXT (Fast Crystal) Clock, SXT (Slow Crystal) Clock, SIRC (Slow Internal RC) Clock and FIRC (Fast Internal RC) Clock. Each clock source can be applied to CPU kernel as system clock. When in IDLE mode, the Slow-clock (SIRC or SXT) can be configured to keep oscillating to provide clock source to T2 block, or the SIRC provides clock source to WKT/WDT block. Refer to the Figure as below.

After Reset, the device is running at SLOW mode with 95 KHz(@Vcc=5V) SIRC. S/W should select the proper clock rate for chip operation safety. The higher V_{CC} allows the chip to run at a higher System clock frequency. In a typical condition, a 16 MHz System clock rate requires $V_{CC} > 2V@(25^{\circ}C)$.

The CLKCTL (0Fh) SFR controls the System clock operating. H/W automatically blocks the S/W abnormally setting for this register. Never to write both FASTSTP=1 and CPUCKS=1. It is recommended to write this SFR bit by bit.



Clock Scheme Block Diagram

The frequency of FIRC can be adjusted by IRCF (10Fh). When IRCF=00h, frequency is the lowest. When IRCF=7Fh, frequency is the highest. With this function, we can adjust the frequency of FIRC after power on. Each IC may have different default value of IRCF, to make sure the frequency of FIRC=16 MHz after Power on Reset.



FAST Mode:

In this mode, the program is executed using FIRC or FXT as CPU clock (Fsys). The Timer0, Timer1 blocks are also driven by Fast-clock. The PWM0 block can be driven by Fsys, FIRC (16 MHz), or FIRC*2 (32 MHz) by setting PWMCKS (91h.5~4). T2 can be driven by Slow-clock, Fsys/128, or FIRC/512 (16 MHz/512) by setting T2CKS (15h.3~2).

SLOW Mode:

After power-on or reset, device enters SLOW mode, the default Slow-clock is SIRC. In this mode, the Fast-clock can stopped (by FASTSTP=1, for power saving) or running (by FASTSTP=0), and Slow-clock is enabled. All peripheral blocks (Timer0, Timer1, etc...) clock source are Slow-clock in the SLOW mode, except PWM and T2 blocks, which can select other clock source. There are two kinds of SLOW clock can be selected, SIRC and SXT.

IDLE Mode:

After executing the SLEEP instruction, if SIRC or SXT is still oscillating, it means entering IDLE mode. IDLE mode is terminated by Reset or enabled Interrupts wake up. There are two ways to keep SIRC or SXT oscillating in IDLE mode.

- (1) Set SLOWSTP=0, before executing the SLEEP instruction, the SIRC or SXT can still oscillate. In this situation, Slow-clock can continue to oscillate to provide T2 block running in IDLE mode.
- (2) Set WKTIE=1 or WDTE=11, before executing the SLEEP instruction, the SIRC can still oscillate to keep WKT/WDT operating in IDLE mode.


STOP Mode:

When SLOWSTP (0Fh.4) is set, WKTIE (0Bh.3) is cleared and WDTE=0x or 10, all blocks will be turned off and the chip will enter the "STOP Mode" after executing the SLEEP instruction. STOP mode is similar to IDLE mode. The difference is all clock oscillators either Fast-clock or Slow-clock are stopped and no clocks are generated.



3.2 Dual System Clock Modes Transition

The device is operated in one of four modes: FAST mode, SLOW mode, IDLE mode, and STOP mode.



CPU Operation Block Diagram

CPU Mode & Clock Functions Table:

Mode	Fsys	Fast-clock	Slow-clock	TM0/TM1	T2	WKT	WDT	Wakeup event
FAST	Fast-clock	Run	Run	Run	Run	Run	Run	X
SLOW	Slow-clock	Set by FASTSTP	Run	Run	Run	Run	Run	X
IDLE	Stop	Stop	Run	Stop	Set by T2CKS	Set by WKTIE	Set by WDTE	WKT/IO/T2
STOP	Stop	Stop	Stop	Stop	Stop	Stop	Stop	IO



• FAST mode switches to SLOW mode

The following steps are suggested to be executed by order when FAST mode switches to SLOW mode:

- (1) Switch to Slow-clock (CPUCKS=0)
- (2) Stop Fast-clock (FASTSTP=1)
- ♦ Example: Switch FAST mode to SLOW mode.

BCX CPUCKS ; Fsys=Slow-clock
BSX FASTSTP ; Disable Fast-clock

• SLOW mode switches to FAST mode

SLOW mode can be enabled by CPUCKS=0 in CLKCTL register. The following steps are suggested to be executed by order when SLOW mode switches to FAST mode:

- (1) Enable Fast-clock (FASTSTP=0)
- (2) Switch to Fast-clock (CPUCKS=1)
- ♦ Example: Switch SLOW mode to FAST mode (The Fast-clock stop).

BCX FASTSTP ; Enable Fast-clock

NOP

BSX CPUCKS ; Fsys=Fast-clock

• IDLE mode Setting

The IDLE mode can be configured by following setting in order:

- (1) Enable Slow-clock (SLOWSTP=0) or WKT (WKTIE=1) or WDT (WDTE=11b)
- (2) Switch T2 clock source to Slow-clock (T2CKS=0)
- (3) Execute SLEEP instruction

IDLE mode can be wake up by External interrupt, WKT interrupt and T2 interrupt.

♦ Example: Switch FAST/SLOW mode to IDLE mode.

BCX SLOWSTP ; Enable Slow-clock after execute SLEEP instruction

MOVLW 0000<u>00</u>00b MOVWX T2CTL

SLEEP ; Enter IDLE mode



• STOP Mode Setting

The STOP mode can be configured by following setting in order:

(1) Stop Slow-clock (SLOWSTP=1)

(2) Stop WKT (WKTIE=0)

(3) Execute SLEEP instruction

STOP mode can be woken up only by external pin interrupt and pin-change.

Note: CPU will not enter STOP mode if WDTE=11b

♦ Example: Switch FAST/SLOW mode to STOP mode.

BSX SLOWSTP ; Disable Slow-clock after execute SLEEP instruction

MOVLW 0000<u>0</u>000b ; Disable WKT counting

MOVWX INTIE

SLEEP ; Enter STOP mode.

0Bh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTIE	ADCIE	T2IE	TM1IE	TM0IE	WKTIE	INT2IE	INT1IE	INT0IE
R/W	R/W	R/W						
Reset	0	0	0	0	0	0	0	0

0Bh.3 **WKTIE:** Wakeup Timer interrupt enable and Wakeup Timer enable

0: disable 1: enable

0Fh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CLKCTL	SCKTYPE	FCKTYPE	_	SLOWSTP	FASTSTP	CPUCKS	CPUPSC	
R/W	R/W	R/W	_	R/W	R/W	R/W	R/W	
Reset	0	0	_	0	1	0	1	1

0Fh.7 **SCKTYPE**: Slow-clock select

0: Slow-clock is SIRC

1: Slow-clock is SXT

0Fh.6 **FCKTYPE**: Fast-clock select

0: Fast-clock is FIRC

1: Fast-clock is FXT

0Fh.4 **SLOWSTP**: Stop Slow-clock after execute SLEEP instruction

 $0: Slow\text{-}clock \ keeps \ running \ after \ execute \ SLEEP \ instruction$

1: Slow-clock stops running after execute SLEEP instruction

0Fh.3 **FASTSTP**: Fast-clock stop

0: Fast-clock is running

1: Fast-clock stops running

0Fh.2 **CPUCKS**: System clock source select

0: Slow-clock

1: Fast-clock

0Fh.1~0 **CPUPSC**: System clock source prescaler. System clock source

00: divided by 8

01: divided by 4


10: divided by 2

11: divided by 1



3.3 System Clock Oscillator

In the Fast Internal RC (FIRC) mode, the on-chip oscillator generates 16 MHz system clock. Since power noise degrades the performance of Internal Clock Oscillator, placing power supply bypass capacitors 1 uF and 0.1 uF very close to VCC/VSS pins improves the stability of clock and the overall system.



Internal RC Mode




4 Interrupt

The Chip has 1 level, 1 vector and 11 interrupt sources. Each interrupt source has its own enable control bit. An interrupt event will set its individual pending flag, no matter its enable control bit is 0 or 1.

If the corresponding interrupt enable bit (INTIE[7:0], INTIE1[4], INTIE1[1:0]) has been set, it would trigger CPU to service the interrupt. CPU accepts interrupt at the end of current executed instruction cycle. In the meanwhile, a "LCALL 004" instruction is inserted to CPU, and i-flag is set to prevent recursive interrupt nesting.

The i-flag is cleared in the instruction after the "RETI" instruction. That is, at least one instruction in main program is executed before service the pending interrupt. The interrupt event is level triggered. F/W must clear the interrupt event register while serving the interrupt routine.





♦ Example: Setup INT1 (PA1) interrupt request with rising edge trigger

ORG 000h ; Reset Vector

LGOTO START ; Goto user program address

ORG 004h ; All interrupt vector

LGOTO INT ; If INT1 (PA1) input occurred rising edge

ORG 005h

START:

MOVLW 0000xxxxb

PAMOD10 **MOVWX** ; Select INT1 Pin Mode as mode 0000b

; Open drain output low or input with Pull-up

MOVLW xxxxxx1xb

MOVWX PAD ; Release INT1, it becomes Schmitt-trigger

; input with input pull-up resistor

MOVLW xx1xxxxxb

OPTION MOVWX ; Set INT1 interrupt trigger as rising edge

MOVLW 111111<u>0</u>1b

MOVWX INTIF ; Clear INT1 interrupt request flag

MOVLW 000000**1**0b

MOVWX **INTIE** ; Enable INT1 interrupt

MAIN:

LGOTO **MAIN**

INT:

20h MOVWX ; Store W data to SRAM 20h

MOVXW **STATUS** ; Get STATUS data

MOVWX ; Store STATUS data to SRAM 21h 21h

BTXSC INT1IF ; Check INT1IF bit

LCALL INT1_SUB ; INT1IF = 1, jump to INT1 interrupt service routine

EXIT_INT:

MOVXW 21h ; Get SRAM 21h data MOVWX **STATUS** ; Restore STATUS data

MOVXW 20h ; Restore W data

RETI ; Return from interrupt

INT1_SUB: ; INT1 interrupt service routine

MOVLW 111111**0**1b

MOVWX **INTIF** ; Clear INT1 interrupt request flag

RET



0Bh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTIE	ADCIE	T2IE	TM1IE	TM0IE	WKTIE	INT2IE	INT1IE	INT0IE
R/W	R/W	R/W						
Reset	0	0	0	0	0	0	0	0

0Bh.7 **ADCIE:** ADC interrupt enable

0: disable

1: enable

0Bh.6 **T2IE:** T2 interrupt enable

0: disable 1: enable

0Bh.5 **TM1IE:** Timer1 interrupt enable

0: disable 1: enable

0Bh.4 **TM0IE:** Timer0 interrupt enable

0: disable 1: enable

0Bh.3 **WKTIE:** Wakeup Timer interrupt enable and Wakeup Timer enable

0: disable 1: enable

0Bh.2 **INT2IE:** INT2 interrupt enable

0: disable 1: enable

0Bh.1 **INT1IE:** INT1 interrupt enable

0: disable 1: enable

0Bh.0 **INT0IE:** INT0 interrupt enable

0: disable 1: enable

0Ch	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTIF	ADCIF	T2IF	TM1IF	TM0IF	WKTIF	INT2IF	INT1IF	INT0IF
R/W	R/W	R/W						
Reset	0	0	0	0	0	0	0	0

0Ch.7 **ADCIF:** ADC interrupt event pending flag

This bit is set by H/W after ADC end of conversion, write 0 to this bit will clear this flag

0Ch.6 **T2IF:** T2 interrupt event pending flag

This bit is set by H/W while T2 overflows, write 0 to this bit will clear this flag

OCh.5 **TM1IF:** Timer1 interrupt event pending flag

This bit is set by H/W while Timer1 overflows, write 0 to this bit will clear this flag

0Ch.4 **TM0IF:** Timer0 interrupt event pending flag

This bit is set by H/W while Timer0 overflows, write 0 to this bit will clear this flag

0Ch.3 **WKTIF:** Wakeup Timer interrupt event pending flag

This bit is set by H/W while Wakeup Timer is timeout, write 0 to this bit will clear this flag

0Ch.2 **INT2IF:** INT2 pin falling interrupt pending flag

This bit is set by H/W at INT2 pin's falling edge, write 0 to this bit will clear this flag

OCh.1 **INT1IF:** INT1 pin falling/rising interrupt pending flag

This bit is set by H/W at INT1 pin's falling/rising edge, write 0 to this bit will clear this flag

0Ch.0 **INT0IF:** INT0 pin falling/rising interrupt pending flag

This bit is set by H/W at INTO pin's falling/rising edge, write 0 to this bit will clear this flag



0Dh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTIE1	_	_	_	CMPIE	_	_	PWMIE	LVDIE
R/W	_	_	_	R/W	_	_	R/W	R/W
Reset	_	_	_	0	_	_	0	0

0Dh.4 **CMPIE:** Comparator interrupt enable

0: disable 1: enable

0Dh.1 **PWMIE:** PWM interrupt enable

0: disable

1: enable

0Dh.0 **LVDIE:** LVD interrupt enable

0: disable 1: enable

0Eh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTIF1	_	_	_	CMPIF	_	_	PWMIF	LVDIF
R/W	_	-	-	R/W	_	_	R/W	R/W
Reset	_	_	_	0	_	_	0	0

0Eh.4 **CMPIF:** Comparator interrupt event pending flag

This bit is set by H/W while CMPO match trigger condition, write 0 to this bit will clear this flag

0Eh.1 **PWMIF:** PWM interrupt event pending flag

This bit is set by H/W after PWM period counter roll over, write 0 to this bit will clear this flag

0Eh.0 **LVDIF:** LVD interrupt event pending flag

This bit is set by H/W after $V_{CC} < V_{LVD}$, write 0 to this bit will clear this flag

81h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
OPTION	HWAUTO	INT0EDG	INT1EDG	_	WDTPSC		WKTPSC	
R/W	R/W	R/W	R/W	-	R/W		R/	W
Reset	0	0	0	_	1	1	1	1

81h.6 **INT0EDG:** INT0 pin interrupt edge selection

0: falling edge to trigger1: rising edge to trigger

81h.5 **INT1EDG:** INT0 pin interrupt edge selection

0: falling edge to trigger1: rising edge to trigger

91h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
OPTION2	_	_	PWMCKS		_	INT2SEL	INT1SEL	INT0SEL
R/W	-	-	R/W		_	R/W	R/W	R/W
Reset	_	_	0	0	_	0	0	0

91h.2 **INT2SEL:** INT2 pin select

0: PA7

1: PB5

91h.1 **INT1SEL:** INT1 pin select

0: PA1 1: PB1

91h.0 **INTOSEL:** INTO pin select

0: PA3 1: PB2



5 I/O Port

5.1 PA0-PA7, PB0-PB2, PB4-PB6

Each IO has 4 bits as the mode setting. The mode setting can include the following functions: open drain output, CMOS output, pull-up resistor, pull-down resistor, pin changed wake-up, PWMO and so on. All IO except PA7 support two sink current options, which are defined by the HSINK (105h.2). **PA7 has no high-sink, 1/2 bias and resistor pull-down capability.**

These pins can be operated in different modes as below table.

PAxMOD PBxMOD	PADx PBDx	PA0~PA7, PB0~PB2, PB4~PB6 pin function	Pin State	Resistor Pull-up	Digital Input	Pin Changed Wakeup
0000b	0	Open Drain	Drive Low	-	-	-
00000	1	Input	Pull-up	Y	Y	-
0001b	0	Open Drain	Drive Low	-	-	-
00010	1	Input	Hi-Z	=	Y	-
0010b	0	CMOS Output (except PWMx)	Drive Low	-	-	-
00100	1	CMOS Output (except F w Mx)	Drive High	-	-	-
0011b	X	Analog input/output for ADCx / CINx / CIPx / XT* / LDOC	Hi-Z	-	-	-

^{*:} XT mean crystal oscillator

I/O Pin Function Table 1

PAxMOD PBxMOD	PADx PBDx	PA0~PA7*, PB0~PB2, PB4~PB6 pin function	Pin State	Resistor Pull-down	Digital Input	Pin Changed Wakeup
0100b	0	Open Drain	Drive Low	-	-	-
01000	1	Input	Pull-down*	Y*	Y	-
0101b	0	Open Drain	Drive Low	-	=	=
01010	1	Input	Hi-Z	-	Y	-
0110b	0	CMOS Output (except PWMx)	Drive Low	ı	ı	-
1		CMOS Output (except F w Mx)	Drive High	ı	ı	-
0111b	X	Function CMOS output for PWMx	-	-	-	-

^{*:} PA7 has no high-sink, 1/2 bias and resistor pull-down capability.

I/O Pin Function Table 2

PAxMOD PBxMOD	PADx PBDx	PA0~PA7, PB0~PB2, PB4~PB6 pin function	Pin State	Resistor Pull-up	Digital Input	Pin Changed Wakeup
1000b	0	Open Drain	Drive Low	-	-	-
10000	Input	Pull-up	Y	Y	Y	
1001b	0	Open Drain	Drive Low	ı	-	-
10010	1	Input	Hi-Z	ı	Y	Y
1010b	0	CMOS Output (except PWMx)	Drive Low	-	-	-
1 CMOS		ewios output (except 1 w wix)	Drive High	-	-	-
1011b		Reserved				

I/O Pin Function Table 3



PAxMOD PBxMOD	PADx PBDx	PA0~PA7*, PB0~PB2, PB4~PB6 pin function	Pin State	Resistor Pull-down	Digital Input	Pin Changed Wakeup
1100b	0	Open Drain	Drive Low	-	-	-
11000	1	Input	Pull-down*	Y*	Y	Y
1101b	0	Open Drain	Drive Low	ı	ı	-
11010	1	Input	Hi-Z	=	Y	Y
1110b	0	CMOS Output (except DWMy)	Drive Low	ı	ı	-
11100	1	CMOS Output (except PWMx)	Drive High	-	-	-
1111b	X	Analog output for 1/2 V _{CC} (1/2 bias)(except PA7)	1/2 V _{CC}	-	-	-
		- (PA7)	Pull-up			


^{*:} PA7 has no high-sink, 1/2 bias and resistor pull-down capability.

I/O Pin Function Table 4

Pin Name	P	AxMOD / PBxMO Setting	D
Pin Name	0011b (Analog in/out)	0111b (Digital output)	1111b (Analog output)
PA0	ADC0 CIN2	PWM5O	1/2 bias
PA1	ADC1 CIP1	PWM1O	1/2 bias
PA2	ADC2 CIP2	PWM4O	1/2 bias
PA3	ADC3 CIN1 LDOC	PWM2O	1/2 bias
PA4	ADC4 XIN	PWM0P	1/2 bias
PA5	ADC5 XOUT	PWM3O	1/2 bias
PA6	ADC6	PWM0N	1/2 bias
PA7	-	-	Pull-up
PB0	ADC7	PWM1O	1/2 bias
PB1	ADC8	PWM2O	1/2 bias
PB2	ADC9	PWM3O	1/2 bias
PB4	ADC10 CIN4	PWM0P	1/2 bias
PB5	ADC11	PWM5O	1/2 bias
PB6	ADC12 CIP3	PWM0N	1/2 bias

Special function for PxxMOD Table





General Pin Structure

85h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
PAMOD10		PA1	MOD		PA0MOD					
R/W		R/W				R/W				
Reset	0	0	0	1	0	0	0	1		

86h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
PAMOD32		PA31	MOD		PA2MOD				
R/W		R/	W		R/W				
Reset	0	0	0	1	0	0	0	1	

87h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
PAMOD54		PA51	MOD		PA4MOD				
R/W		R/W				R/W			
Reset	0	0	0	1	0	0	0	1	

88h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
PAMOD76		PA71	MOD		PA6MOD					
R/W		R/W				R/W				
Reset	0	0	0	0	0	0	0	1		

- 88h.7~4 **PA7MOD ~ PA0MOD**: PA7~PA0 Pin Mode Control
- 88h.3~0 0000: Open drain or digital input with pull-up
- 87h.7~4 0001: Open drain or digital input
- 87h.3~0 0010: CMOS Push-pull
- 86h.7~4 0011: Analog input/output
- 86h.3~0 0100: Open drain or digital input with pull-down(PA7 has no pull-down)
- 85h.7~4 0101: Open drain or digital input
- 85h.3~0 0110: CMOS Push-pull
 - 0111: Alternate function output



1000: Open drain or digital input with pull-up and pin-changed wakeup

1001: Open drain or digital input and pin-changed wakeup

1010: CMOS Push-pull

1011: Reserved

1100: Open drain or digital input with pull-down and pin-changed wakeup(PA7 has no pull-down)

1101: Open drain or digital input and pin-changed wakeup

1110: CMOS Push-pull

1111: 1/2 V_{CC} (1/2 bias) (except PA7) or pull-up(PA7)

8Ch	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
PBMOD10		PB1	MOD		PB0MOD				
R/W		R	W		R/W				
Reset	0	0	0	1	0	0	0	1	

8Dh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
PBMOD32			-		PB2MOD				
R/W			-			R/	W		
Reset		-				0	0	1	

8Eh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
PBMOD54		PB51	MOD		PB4MOD				
R/W		R/W				R/W			
Reset	0	0	0	1	0	0	0	1	

8Fh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
PBMOD76			=		PB6MOD				
R/W			-			R/	W		
Reset		-				0	0	1	

8Fh.3~0 **PB6MOD ~ PB4MOD, PB2MOD ~ PB0MOD**: PB6~PB4 and PB2~PB0 Pin Mode Control

8Eh.7~4 0000: Open drain or digital input with pull-up

8Eh.3~0 0001: Open drain or digital input

8Dh.3~0 0010: CMOS Push-pull

8Ch.7~4 0011: Analog input

8Ch.3~0 0100: Open drain or digital input with pull-down

0101: Open drain or digital input

0110: CMOS Push-pull

0111: Alternate function output

1000: Open drain or digital input with pull-up and pin-changed wakeup

1001: Open drain or digital input and pin-changed wakeup

1010: CMOS Push-pull

1011: Reserved

1100: Open drain or digital input with pull-down and pin-changed wakeup

1101: Open drain or digital input and pin-changed wakeup

1110: CMOS Push-pull

1111: 1/2 V_{CC} (1/2 bias)

05h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
PAD		PAD								
R/W		R/W								
Reset	1	1	1	1	1	1	1	1		

05h.7~0 **PAD**: PA7~PA0 data

06h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PBD				PE	BD			



R/W				D .	W			
Reset	1	1	1	1	1	1	1	1

06h.7~0 **PBD**: PB7~PB0 data

105h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PINMOD	_	_	Reserved	_	_	HSINK	Reserved	Reserved
R/W	_	_	R	_	_	R/W	R/W	R/W
Reset	_	_	X	_	_	1	0	0

105h.5 **Reserved**: read as unknown after reset

105h.2 **HSINK**: All IO ports high sink current enable


0: low sink current

1: high sink current. PA7 has no high-sink capability.

105h.1 **Reserved**: must be kept at 0 105h.0 **Reserved**: must be kept at 0

5.2 Pin Change Wake Up

All of the IO pins also have the pin-change wake up capability.






6 Peripheral Functional Block

6.1 Watchdog (WDT) /Wakeup (WKT) Timer

The WDT and WKT share the same built-in internal RC Oscillator and have individual counters. The overflow period of WDT, WKT can be selected by individual prescaler (WDTPSC[1:0], WKTPSC[1:0]). The WDT timer is cleared by the CLRWDT instruction. If the Watchdog is enabled, the WDT generates the chip reset signal.

The WKT timer is an interval timer, WKT time out will generate WKT Interrupt Flag (WKTIF). The WKT timer is cleared/stopped by WKTIE=0. Set WKTIE=1, the WKT timer will always count regardless at any CPU operating mode.



WDT/WKT Block Diagram



The WDT's behavior in different Mode is shown as below table.

Mode	CFGWF WDTE[1]	H[13:12] WDTE[0]	WDT
	0	0	Stop
Normal Mode	0	1	Stop
Normai wiode	1	0	Run
	1	1	Run
D 1	0	0	Stop
Power-down Mode	0	1	Stop
(SLEEP)	1	0	Stop
(SLEET)	1	1	Run

Watchdog clear is controlled by CLRWDT instruction.

♦ Examp	ole: Clear v	vatchdog timer	by CL	RWDT	instruction.
---------	--------------	----------------	-------	------	--------------

MAIN: ... ; Execute program.

CLRWDT ; Execute CLRWDT instruction.

...

LGOTO MAIN

♦ Example: Setup WDT time.

MOVLW 0000<u>01</u>11b

MOVWX OPTION ; Select WDT Time out=168 ms @5V

...

♦ Example: Set WKT period and interrupt function.

MOVLW 000001<u>10</u>b

MOVWX OPTION ; Select WKT period=42 ms @5V

MOVLW 1111<u>0</u>111b ; Clear WKT interrupt flag by using byte operation MOVWX INTIF ; Don't use bit operation "BCX WKTIF" to clear

BSX WKTIE ; Enable WKT interrupt function



03h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С
R/W	R/W	R/W	R/W	R	R	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

03h.4 **TO:** WDT time out flag, read-only

0: after Power On Reset or CLRWDT / SLEEP instructions

1: WDT time out occurs

0Ch	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTIF	ADCIF	T2IF	TM1IF	TM0IF	WKTIF	INT2IF	INT1IF	INT0IF
R/W	R/W	R/W						
Reset	0	0	0	0	0	0	0	0

0Ch.3 **WKTIF:** Wakeup Timer interrupt event pending flag

This bit is set by H/W while Wakeup Timer is timeout, write 0 to this bit will clear this flag

0Bh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTIE	ADCIE	T2IE	TM1IE	TM0IE	WKTIE	INT2IE	INT1IE	INT0IE
R/W	R/W	R/W						
Reset	0	0	0	0	0	0	0	0

0Bh.3 **WKTIE:** Wakeup Timer interrupt enable and Wakeup Timer enable

0: disable 1: enable

81h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
OPTION	HWAUTO	INT0EDG	INT1EDG	_	WDTPSC		WDTPSC WKTPSC	
R/W	R/W	R/W	R/W	_	R/W		R/	W
Reset	0	0	0	_	1	1	1	1

81h.3~2 **WDTPSC:** WDT period (@ V_{CC} =5V)

00: 84 ms 01: 168 ms 10: 672 ms 11: 1344 ms


81h.1 \sim 0 **WKTPSC:** WKT period (@ $V_{CC}=5V$)

00: 10.5 ms 01: 21 ms 10: 42 ms 11: 84 ms



6.2 Timer0

Timer0(TM0) (01h.7~0) is an 8-bit wide register. It can be read or written as any other register. Besides, Timer0 increases itself periodically and automatically rolls over a new "offset value" (TM0RLD) while it rolls over based on the pre-scaled clock source, which can be Fsys/2 or TM0CKI (PA2) rising/falling input. The Timer0 increase rate is determined by "Timer0 Pre-Scale" (TM0PSC) register. The Timer0 always generates TM0IF (0Ch.4) when its count rolls over. It generates Timer0 Interrupt if TM0IE (0Bh.4) is set. Timer0 can be stopped counting if the TM0STP (11h.6) bit is set.




Timer0 Block Diagram



The following timing diagram describes the Timer0 works in pure Timer mode.

When the Timer0 prescaler (TM0PSC) is written, the internal 8-bit prescaler will be cleared to 0 to make the counting period correct at the first Timer0 count. TM0CLK is the internal signal that causes the Timer0 to increase by 1 at the end of TM0CLK. TM0WR is also the internal signal that indicates the Timer0 is directly written by instruction; meanwhile, the internal 8-bit prescaler will be cleared. When Timer0 counts from FFh to TM0RLD, TM0IF (Timer0 Interrupt Flag) will be set to 1 and generate interrupt if TM0IE (Timer0 Interrupt Enable) is set.



Timer0 works in Timer mode (TM0CKS=0)



The equation of Timer0 interrupt time value is as following:

Timer0 interrupt frequency = Fsys / 2 / TM0PSC / (256-TM0RLD)

♦ Example: Setup Timer0 work in Timer mode, if Fsys = 8 MHz

; Setup Timer0 clock source and divider

MOVLW 00x00101b ; TM0CKS = 0, Timer0 clock is instruction cycle

MOVWX TM0CTL ; TM0PSC = 0101b, divided by 32

; Setup Timer0 reload data

MOVLW 80h

MOVWX TM0RLD ; Set Timer0 reload data = 128

; Setup Timer0

BSX TM0STP ; Timer0 stops counting CLRX TM0 ; Clear Timer0 content

; Enable Timer0 and interrupt function

MOVLW 111<u>0</u>1111b

MOVWX INTIF ; Clear Timer0 request interrupt flag BSX TM0IE ; Enable Timer0 interrupt function

BCX TM0STP ; Enable Timer0 counting

Timer0 interrupt frequency = Fsys / 2 / TM0PSC / (256-TM0RLD),


Fsys = 8 MHz, TM0PSC = div 32, TM0RLD = 128

Timer0 interrupt frequency = 8 MHz / 2 / 32 / (256-128) = 0.976 KHz



The following timing diagram describes the Timer0 works in Counter mode.

If TM0CKS=1 then Timer0 counter source clock is from TM0CKI pin. TM0CKI signal is synchronized by instruction cycle (Fsys/2) that means the high/low time durations of TM0CKI must be longer than one instruction cycle time (Fsys/2) to guarantee each TM0CKI's change will be detected correctly by the synchronizer.



Timer0 works in Counter mode for TM0CKI (TM0EDG=0), TM0CKS=1

♦ Example: Setup TM0 work in Counter mode and clock source from TM0CKI pin (PA2)

; Setup Timer0 clock source and divider

MOVLW $00\underline{110000}$ B ; TM0EDG = 1, counting edge is falling edge MOVWX TM0CTL ; TM0CKS = 1, Timer0 clock is TM0CKI

; TMOPSC = 0000b, divided by 1

; Setup Timer0

BSX TM0STP ; Timer0 stops counting CLRX TM0 ; Clear Timer0 content

; Enable Timer0 and read Timer0 counter

BCX TM0STP ; Enable Timer0 counting

. . .

BSX TM0STP ; Timer0 stops counting MOVXW TM0 ; Read Timer0 content



01h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
TM0		TM0								
R/W		R/W								
Reset	0	0	0	0	0	0	0	0		

01h.7~0 **TM0:** Timer0 content

0Bh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTIE	ADCIE	T2IE	TM1IE	TM0IE	WKTIE	INT2IE	INT1IE	INT0IE
R/W	R/W	R/W						
Reset	0	0	0	0	0	0	0	0

0Bh.4 **TM0IE:** Timer0 interrupt enable

0: disable 1: enable

0Ch	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTIF	ADCIF	T2IF	TM1IF	TM0IF	WKTIF	INT2IF	INT1IF	INT0IF
R/W	R/W	R/W						
Reset	0	0	0	0	0	0	0	0

0Ch.4 **TM0IF:** Timer0 interrupt event pending flag

This bit is set by H/W while Timer0 overflows, write 0 to this bit will clear this flag

10h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
TM0RLD		TM0RLD								
R/W		R/W								
Reset	0	0	0	0	0	0	0	0		

10h.7~0 TM0RLD: Timer0 reload data

11h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TM0CTL	_	TM0STP	TM0EDG	TM0CKS	TM0PSC			
R/W	_	R/W	R/W	R/W	R/W			
Reset	_	0	0	0	0	0	0	0

11h.6 **TM0STP:** Stop Timer0

0: Timer0 runs

1: Timer0 stops

11h.5 **TM0EDG:** Timer0 prescaler counting edge for TM0CKI pin

0: rising edge

1: falling edge

11h.4 **TM0CKS:** Timer0 prescaler clock source

0: Fsys/2

1: TM0CKI pin (PA2 pin)

11h.3~0 **TM0PSC:** Timer0 prescaler. Timer0 prescaler clock source divided by

 0000: 1
 0001: 2
 0010: 4
 0011: 8


 0100: 16
 0101: 32
 0110: 64
 0111: 128

1xxx: 256




6.3 Timer1

Timer1(TM1) (12h.7~0) is an 8-bit wide register. It can be read or written as any other register. Besides, Timer1 increases itself periodically and automatically reloads a new "offset value" (TM1RLD) while it rolls over based on the pre-scaled instruction clock (Fsys/2). The Timer1 increase rate is determined by TM1PSC register. It generates Timer1 interrupt if the TM1IE bit is set. Timer1 can be stopped counting if the TM1STP bit is set.




Timer1 Block Diagram



Timer1 Timing Diagram





Timer1 Reload Diagram

♦ Example: CPU is running in SLOW mode, Fsys = Slow-clock / CPUPSC = 95 KHz / 2 = 47.5 KHz

; Setup Timer1 clock source and divider

MOVLW 0000<u>**0011**</u>b

MOVWX TM1CTL ; TM1PSC = 0011b, divided by 8

; Setup Timer1 reload data

MOVLW FFh

MOVWX TM1RLD ; Set Timer1 reload data = 255

; Setup Timer1

BSX TM1STP ; Timer1 stops counting CLRX TM1 ; Clear Timer1 content

; Enable Timer1 and interrupt function

MOVLW 11<u>0</u>11111b

MOVWX INTIF ; Clear Timer1 request interrupt flag BSX TM1IE ; Enable Timer1 interrupt function

BCX TM1STP ; Enable Timer1 counting

Timer1 interrupt frequency = Fsys / 2 / TM1PSC / (256-TM1RLD),

Fsys = 47.5 KHz, TM1PSC = div 8, TM1RLD = 255

Timer1 interrupt frequency = 47.5 KHz / 2 / 8 / (256-255) = 2.969 KHz



0Bh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTIE	ADCIE	T2IE	TM1IE	TM0IE	WKTIE	INT2IE	INT1IE	INT0IE
R/W	R/W	R/W						
Reset	0	0	0	0	0	0	0	0

0Bh.5 **TM1IE:** Timer1 interrupt enable

0: disable 1: enable

0Ch	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTIF	ADCIF	T2IF	TM1IF	TM0IF	WKTIF	INT2IF	INT1IF	INT0IF
R/W	R/W	R/W						
Reset	0	0	0	0	0	0	0	0

0Ch.5 **TM1IF:** Timer1 interrupt event pending flag

This bit is set by H/W while Timer1 overflows, write 0 to this bit will clear this flag

12h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TM1		TM1						
R/W		R/W						
Reset	0	0	0	0	0	0	0	0

12h.7~0 **TM1:** Timer1 content

13h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
TM1RLD		TM1RLD							
R/W		R/W							
Reset	0	0	0	0	0	0	0	0	

13h.7~0 TM1RLD: Timer1 reload data

14h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TM1CTL	_	TM1STP	_	_	TM1PSC			
R/W	_	R/W	_	_	R/W			
Reset	_	0	_	_	0	0	0	0

14h.6 **TM1STP:** Stop Timer1

0: Timer1 runs

1: Timer1 stops

14h.3~0 **TM1PSC:** Timer1 prescaler. Timer1 prescaler clock source divided by

 0000: 1
 0001: 2
 0010: 4
 0011: 8


 0100: 16
 0101: 32
 0110: 64
 0111: 128

1xxx: 256



6.4 T2:15-bit Timer

The T2 is a 15-bit counter and the clock sources are from Slow-clock, Fsys/128, or FIRC/512 (16 MHz/512). It is used to generate time base interrupt and T2 counter block clock. The T2 content cannot be read by instructions. It generates interrupt flag T2IF (0Ch.6) with the clock divided by 32768/16384/8192/128 depends on T2PSC[1:0] (15h.1~0) register bits. The following figure shows the block diagram of T2.



T2 Block Diagram

♦ Example: CPU is running at FAST mode, Fsys = Fast-clock / CPUPSC = FIRC / 2 = 8 MHz

; Setup T2 clock source and divider

MOVLW 00000101b ; T2CKS(15h.3~2) = 1, T2 clock source is Fsys/128

MOVWX T2CTL ; T2PSC(15h.1~0) = 1, divided by 16384

BSX T2CLR ; T2CLR = 1, clear T2 counter

; Enable T2 interrupt function

MOVLW 1<u>0</u>111111b

MOVWX INTIF ; Clear T2 request interrupt flag
BSX T2IE ; Enable T2 interrupt function
BCX T2CLR ; T2CLR = 0, Enable T2 counting

T2 clock source is Fsys / 128 = 8 MHz / 128 = 62500 Hz, T2PSC = 16384

T2 frequency = 62500 Hz / 16384 = 3.815 Hz

0Bh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTIE	ADCIE	T2IE	TM1IE	TM0IE	WKTIE	INT2IE	INT1IE	INT0IE
R/W	R/W	R/W						
Reset	0	0	0	0	0	0	0	0

0Bh.6 **T2IE:** T2 interrupt enable

0: disable 1: enable

0Ch	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTIF	ADCIF	T2IF	TM1IF	TM0IF	WKTIF	INT2IF	INT1IF	INT0IF
R/W	R/W	R/W						
Reset	0	0	0	0	0	0	0	0

0Ch.6 **T2IF:** T2 interrupt event pending flag

This bit is set by H/W while T2 overflows, write 0 to this bit will clear this flag

0Fh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CLKCTL	SCKTYP	FCKTYPE	-	SLOWSTP	FASTSTP	CPUCKS	CPU	PSC
R/W	R/W	R/W	_	R/W	R/W	R/W	R/W	R/W
Reset	0	0	_	0	1	0	1	1

0Fh.4 **SLOWSTP:** Stop Slow-clock after execute SLEEP instruction

0: Slow-clock keeps running after execute SLEEP instruction

1: Slow-clock stops running after execute SLEEP instruction

15h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
T2CTL	_	_	_	T2CLR	T2CKS		T2PSC	
R/W	-	-	-	R/W	R/W		R/	W
Reset	_	_	_	0	0	0	0	0

15h.4 **T2CLR:** Clear and stop T2

0: T2 runs

1: T2 clear and stops

15h.3~2 **T2CKS:** T2 clock source selection

00: Slow-clock 01: Fsys/128

1x: FIRC/512 (16 MHz/512)

15h.1~0 **T2PSC:** T2 prescaler. T2 clock source divided by

00: 32768 01: 16384 10: 8192 11: 128




6.5 PWM: 16 bits PWM

There are six PWMs in this chip. PWM0~PWM5 have independent 16-bit duty control register, and share a set of 16-bit period register. The PWM can generate varies frequency waveform with 65536 duty resolution on the basis of the PWM clock. The PWM clock can select Fsys, FIRC (16 MHz), or FIRC*2 (32 MHz) as its clock source. The following takes PWM0 as an example for description.

The 16-bit PWMPRD, PWM0D registers both have a low byte and high byte structure. The high bytes can be directly accessed, but the low bytes can only be accessed via an internal 8-bit buffer, reading or writing to these register pairs must be carried out in a specific way. The important point to notes is that data transfer to and from the 8-bit buffer and its related low byte only takes place when write or read operation to its corresponding high bytes is executed. *Briefly speaking*, write low byte first and then high byte; read high byte first and then low byte.

If PWMEN is cleared, the PWM0~5 will be cleared and stopped, otherwise the PWM0~5 remain running. The PWM0 structure is shown as follow. The PWM0 duty cycle can be changed by writing to PWM0DH and PWM0DL. The PWM0 output signal resets to a low level whenever the 16-bit base counter matches the 16-bit PWM0 duty register {PWM0DH, PWM0DL}. The PWM0 period can be set by writing the period value to the PWMPRDH and PWMPRDL registers. After writing the PWM0DH or PWMPRDH register, H/W will update PWM period and duty immediately. PWM0~5 share an interrupt flag, and an interrupt flag is generated at the end of the period.


Only PWM0 has dead-zone control, and is divided into PWM0P and PWM0N outputs, and the remaining PWM1~PWM5 have no non-overlap control. The PWM1~5 outputs are PWM1O~PWM5O. User can use pin mode setting to output PWMxO to the corresponding IO pin, refer to Chapter 5 for more information on pin settings.



PWM0 Block Diagram



Only PWM0 can be output via PWM0P and PWM0N with four different modes. The edges of the PWM pulse can be separated with 16 different time non-overlap clocks intervals (Tnov). The width of Tnov can be selected by PWM0DZ (89h.3~0) within 0~15 PWM clock. The default output form is Mode0. The waveforms of the four output modes are shown below.



PWM0 Waveform Modes



♦ Example:

; Setup Pin mode

MOVLW xxxx<u>**0111</u>**b</u>

MOVWX PAMOD54 ; PA4 Pin as PWM0P

MOVLW xxxx<u>**0111</u>**b</u>

MOVWX PAMOD76 ; PA6 Pin as PWM0N

; Setup PWM0 clock source select

MOVLW xx<u>10</u>xxxxb

MOVWX OPTION2 ; FIRC 16 MHz as PWM clock source

; Setup PWM0 period and duty setting

MOVLW FFh

MOVWX PWMPRDL ; write sequence: PWMPRDL then PWMPRDH

MOVLW 7Fh

MOVWX PWMPRDH ; Set PWM period = 7FFFh

MOVLW 00h

MOVWX PWM0DL ; write sequence: PWM0DL then PWM0DH

MOVLW 40h

MOVWX PWM0DH ; Set PWM0 duty = 4000h

; Setup PWM0 enable and dead zone control

MOVLW 10000000b ; 89h.7 = 1, PWM0 enable

MOVWX PWMCTL ; $89h.5\sim4=0$, PWM0 Mode0 output

; $89h.3\sim0=0$, PWM0 dead zone output disable

Example:

PWM0 clock source = FIRC 16 MHz, PWM period = 7FFFh, PWM duty = 4000h

PWM0 output frequency = 16 MHz / (period+1) = 16 MHz / 32768 = 488 Hz.

PWM0 output duty = duty / (period+1) = 50 %.



0Dh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTIE1	_	_	_	CMPIE	_	_	PWMIE	LVDIE
R/W	_	_	_	R/W	_	_	R/W	R/W
Reset	-	_	_	0	_	_	0	0

0Dh.1 **PWMIE:** PWM interrupt enable

0: disable 1: enable

0Eh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTIF1	_	_	_	CMPIF		_	PWMIF	LVDIF
R/W	_	_	_	R/W	_	_	R/W	R/W
Reset	_	_	_	0	_	_	0	0

0Eh.1 **PWMIF:** PWM interrupt event pending flag

This bit is set by H/W after PWM period counter roll over, write 0 to this bit will clear this flag

89h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
PWMCTL	PWMEN	_	PWM0OM		PWM0DZ				
R/W	R/W	_	R/W			R/	W		
Reset	0	_	0	0	0	0	0	0	

89h.7 **PWMEN:** PWM0~5 enable

0: disable 1: enable

89h.5~4 **PWM0OM:** PWM0 output mode select

00: Mode0 01: Mode1 10: Mode2 11: Mode3

89h.3~0 **PWM0DZ:** PWM0 non-overlap control

0000: no non-overlap

0001: non-overlap width are 1 PWM clock cycle 0010: non-overlap width are 2 PWM clock cycles

. .

1111: non-overlap width are 15 PWM clock cycles

91h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
OPTION2	_	_	PWMCKS		_	INT2SEL	INT1SEL	INT0SEL
R/W	_	-	R/W		_	R/W	R/W	R/W
Reset	_	-	0	0	_	0	0	0

91h.5~4 **PWMCKS:** PWM clock source select

00: Fsys 01: Fsys

10: FIRC (16 MHz)

11: FIRC x 2 (32 MHz). Refer to the graph of minimal operating voltage for PWMCKS=FIRC x 2.



92h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
PWMPRDH		PWMPRDH							
R/W		R/W							
Reset	1	1	1	1	1	1	1	1	

92h.7~0 **PWMPRDH:** PWM0~5 period high byte

write sequence: PWMPRDL then PWMPRDH read sequence: PWMPRDH then PWMPRDL

93h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
PWMPRDL		PWMPRDL							
R/W		R/W							
Reset	1	1	1	1	1	1	1	1	

93h.7~0 **PWMPRDL:** PWM0~5 period low byte

write sequence: PWMPRDL then PWMPRDH read sequence: PWMPRDH then PWMPRDL

94h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
PWM0DH		PWM0DH							
R/W		R/W							
Reset	1	0	0	0	0	0	0	0	

94h.7~0 **PWM0DH:** PWM0 duty high byte

write sequence: PWMxDL then PWMxDH read sequence: PWMxDH then PWMxDL

95h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
PWM0DL		PWM0DL							
R/W		R/W							

95h.7~0 **PWM0DL:** PWM0 duty low byte

write sequence: PWMxDL then PWMxDH read sequence: PWMxDH then PWMxDL

96h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
PWM1DH		PWM1DH							
R/W		R/W							
Reset	1	0	0	0	0	0	0	0	

96h.7~0 **PWM1DH:** PWM1 duty high byte

write sequence: PWMxDL then PWMxDH read sequence: PWMxDH then PWMxDL

97h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
PWM1DL		PWM1DL							
R/W		R/W							
Reset	0	0	0	0	0	0	0	0	

97h.7~0 **PWM1DL:** PWM1 duty low byte

write sequence: PWMxDL then PWMxDH read sequence: PWMxDH then PWMxDL



-										
98h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
PWM2DH		PWM2DH								
R/W		R/W								
Reset	1	0	0	0	0	0	0	0		

98h.7~0 **PWM2DH:** PWM2 duty high byte

write sequence: PWMxDL then PWMxDH read sequence: PWMxDH then PWMxDL

99h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
PWM2DL		PWM2DL								
R/W		R/W								
Reset	0	0	0	0	0	0	0	0		

99h.7~0 **PWM2DL:** PWM2 duty low byte

write sequence: PWMxDL then PWMxDH read sequence: PWMxDH then PWMxDL

9Ah	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
PWM3DH		PWM3DH								
R/W		R/W								
Reset	1	0	0	0	0	0	0	0		

9Ah.7~0 **PWM3DH:** PWM3 duty high byte

write sequence: PWMxDL then PWMxDH read sequence: PWMxDH then PWMxDL

9Bh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
PWM3DL		PWM3DL								
R/W		R/W								
Reset	0	0	0	0	0	0	0	0		

9Bh.7~0 **PWM3DL:** PWM3 duty low byte

write sequence: PWMxDL then PWMxDH read sequence: PWMxDH then PWMxDL

9Ch	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
PWM4DH		PWM4DH								
R/W		R/W								
Reset	1	0	0	0	0	0	0	0		

9Ch.7~0 **PWM4DH:** PWM4 duty high byte

write sequence: PWMxDL then PWMxDH read sequence: PWMxDH then PWMxDL

9Dh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
PWM4DL		PWM4DL								
R/W		R/W								
Reset	0	0	0	0	0	0	0	0		

9Dh.7~0 **PWM4DL:** PWM4 duty low byte

write sequence: PWMxDL then PWMxDH read sequence: PWMxDH then PWMxDL



9Eh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
PWM5DH		PWM5DH								
R/W		R/W								
Reset	1	0	0	0	0	0	0	0		

9Eh.7~0 **PWM5DH:** PWM5 duty high byte

write sequence: PWMxDL then PWMxDH read sequence: PWMxDH then PWMxDL


9Fh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
PWM5DL		PWM5DL								
R/W		R/W								
Reset	0	0	0	0	0	0	0	0		

9Fh.7~0 **PWM5DL:** PWM5 duty low byte


write sequence: PWMxDL then PWMxDH read sequence: PWMxDH then PWMxDL



6.6 Analog-to-Digital Converter



The 12-bit ADC (Analog to Digital Converter) consists of a 15-channel analog input multiplexer, control register, clock generator, 12-bit successive approximation register, and output data register. To use the ADC, user needs to set ADCKS (18h.2~0) to choose a proper ADC clock frequency, which must be less than 1 MHz. User then launches the ADC conversion by setting the ADST (18h.3) control bit. After end of conversion, H/W automatic clears the ADST (18h.3) bit. User can poll this bit to know the conversion status. When the IO pin is used as the ADC input pin, the corresponding pin mode should be set to 0011b. User needs to set ADCHS (19h.4~0) to choose the input channel of ADC. Besides, there are some reference input channel can be selected, ADC14 is VBG and ADC23 is 1/4VCC for ADC. ADC reference voltage can be configured as V_{CC} or V_{BG} by ADVREFS (19h.7~6), furthermore, if change to ADVREFS=01b or 11b, it will need 200uS warm-up stable time.





Example:

[CPU running at FAST mode , Fsys = FIRC 16 MHz] ADC clock frequency = 1 MHz, ADC channel = ADC2 (PA2).

MOVLW xxxx<u>0011</u>b ; ADC2 (PA2) as ADC input

MOVWX PAMOD32

MOVLW 00000100b ; ADCKS = Fsys/16, ADC clock = 1 MHz

MOVWX ADCTL

 $\begin{array}{ll} \text{MOVLW} & \underline{\textbf{00}} \\ \text{MOVWX} & \text{ADCTL2} \end{array} \hspace{0.5cm} ; \hspace{0.5cm} \text{ADC reference voltage select V}_{\text{CC}} \\ \text{3 ADC input channel select ADC2} \\ \end{array}$

BSX ADST ; 18h.3 (ADST), ADC start conversion.

WAIT_ADC:

BTXSC ADST ; Wait ADC conversion finish.

LGOTO WAIT_ADC

MOVXW ADCDH ; Read ADC output data bit 11~4 MOVXW ADCTL ; Read ADC output data bit 3~0

. . .

0Bh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTIE	ADCIE	T2IE	TM1IE	TM0IE	WKTIE	INT2IE	INT1IE	INT0IE
R/W	R/W	R/W						
Reset	0	0	0	0	0	0	0	0

0Bh.7 **ADCIE:** ADC interrupt enable

0: disable 1: enable

0Ch	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTIF	ADCIF	T2IF	TM1IF	TM0IF	WKTIF	INT2IF	INT1IF	INT0IF
R/W	R/W	R/W						
Reset	0	0	0	0	0	0	0	0

OCh.7 **ADCIF:** ADC interrupt event pending flag

This bit is set by H/W after ADC end of conversion, write 0 to this bit will clear this flag

17h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
ADCDH		ADCDH								
R/W		R								
Reset	-	_	1	_	_	_	_	_		

17h.7~0 **ADCDH:** ADC output data bit 11~4



18h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ADCTL		ADO	CDL		ADST		ADCKS	
R/W		I	₹		R/W		R/W	
Reset	_	_	_	_	0	0	0	0

18h.7~4 **ADCDL:** ADC output data bit 3~0

18h.3 **ADST:** ADC start bit.

0: H/W clear after end of conversion

1: ADC start conversion

18h.2~0 **ADCKS:** ADC clock frequency selection:

000: Fsys/256 100: Fsys/16 001: Fsys/128 101: Fsys/8 010: Fsys/64 110: Fsys/4 011: Fsys/32 111: Fsys/2

19h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
ADCTL2	ADV	REFS	_	ADCHS					
R/W	R/W		_		R/W				
Reset	0	0	_	1	1	1	1	1	

19h.7~6 **ADVREFS:** ADC reference voltage and V_{BG} output voltage select

00: ADC reference voltage is V_{CC} , V_{BG} is 1.20V

01: ADC reference voltage is V_{BG} , V_{BG} is 2.48V

10: Reserved

11: ADC reference voltage is V_{BG} , V_{BG} is 2.00V(This feature can't not be emulated)(Don't use for the selection of DAC's VREF)

19h.4~0 **ADCHS:** ADC channel select

 00000: ADC0 (PA0)
 01000: ADC8 (PB1)

 00001: ADC1 (PA1)
 01001: ADC9 (PB2)

 00010: ADC2 (PA2)
 01010: ADC10 (PB4)

 00011: ADC3 (PA3)
 01011: ADC11 (PB5)

 00100: ADC4 (PA4)
 01100: ADC12 (PB6)


00101: ADC5 (PA5) 01110: VBG 00110: ADC6 (PA6) 10111: 1/4 VCC 00111: ADC7 (PB0) others: Reserved



6.7 Comparator

There is a Comparator (CMP) in this device.

The CMP built in a 7-bit DAC module, which output can be accessed to negative input port of the CMP. Reference Voltage of DAC can be selected as V_{CC} or V_{BG} by setting SVRF (18Fh.7). V_{BG} will be configured as 1.20V or 2.48V by setting ADVREFS (19h.7~6). A suitable level of voltage can be selected for proper operation of user application by setting SVL (18Fh.6~0), which will change the resistance to transform the value of voltage. Setting the PDCMP=1 (18Dh.7) will let DAC and CMP enter power down mode. By configuring SCMPN (18Eh.7), negative port input source will be external pin input or DAC output. And positive port input source is external pin input. The SCIN (18Eh.6~4) and SCIP (18Eh.2~0) register determine negative and positive port external input source respectively. Because the input module of the CMP is composed of PMOS, the input voltage range will be affected by Vth of the PMOS. Thus, the maximum input voltage of the CMP will be $(V_{CC}-0.5)$ V. Meanwhile, the Comparator's hysteresis voltage is about 30mV. The Comparator original output (CMPOX) can be read by CMPOX (18Dh.6) bit. The Chip provides a de-bounce module to de-bounce the CMPOX signal, user can select de-bounce time by CMPDBS (18Dh.1~0). The de-bounce output signal can select invert or not by CMPINV (18Dh.4) to generate CMPO signal. The CMPO can be output to pin (PA5) by set CMPOE (18Dh.5) and the PA5MOD should be set to xx10b. The CMPO is also a trigger source for the interrupt trigger module to generate interrupt flag CMPIF (0Eh.4). The trigger mode is selected by CMPTRIG (18Dh.3~2). When Comparator power down, the interrupt flag will still be produced. Therefore, it is necessary to clear the interrupt flag first after turning on the CMP module each time to prevent using the dummy flag.



0Dh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTIE1	_	_	_	CMPIE	_	_	PWMIE	LVDIE
R/W	_	_	_	R/W	_	_	R/W	R/W
Reset	_	_	_	0	_	_	0	0

0Dh.4 **CMPIE:** Comparator interrupt enable

0: disable 1: enable



0Eh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTIF1	_	_	_	CMPIF	_	_	PWMIF	LVDIF
R/W	_	_	-	R/W	-	-	R/W	R/W
Reset	_	_	_	0	_	_	0	0

0Eh.4 **CMPIF:** Comparator interrupt event pending flag

This bit is set by H/W while CMPO match trigger condition, write 0 to this bit will clear this flag

19h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ADCTL2	ADVREFS		_			ADCHS		
R/W	R/W		_			R/W		
Reset	0	0 0		1	1	1	1	1

19h.7~6 **ADVREFS:** ADC reference voltage and V_{BG} output voltage select

00: ADC reference voltage is V_{CC}, V_{BG} is 1.20V

01: ADC reference voltage is V_{BG} , V_{BG} is 2.48V

10: Reserved

11: ADC reference voltage is V_{BG} , V_{BG} is 2V(This feature can't not be emulated) (Don't use for the selection of DAC's VREF)

18Dh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CMPCTL	PDCMP	CMPOX	CMPOE	CMPINV	CMP	TRIG	CMP	DBS
R/W	R/W	R	R/W	R/W	R/	W	R/	W
Reset	1	1	0	0	0	0	0	0

18Dh.7 **PDCMP:** Comparator & DAC power down enable control

0: disable Comparator & DAC power down

1: enable Comparator & DAC power down

18Dh.6 **CMPOX:** Comparator original output (CMPOX) status

0: $V_{CMPP} < V_{CMPN}$

1: $V_{CMPP} > V_{CMPN}$ or PDCMP =1

18Dh.5 **CMPOE:** Comparator output (CMPO) signal output to PA5

0: disable

1: enable, PA5MOD should be set to xx10b

18Dh.4 CMPINV: Comparator de-bounce output invert select

0: no invert

1: invert

18Dh.3~2 **CMPTRIG:** Comparator interrupt trigger mode

00: Rising edge

01: Falling edge

10: Both edge

11: High level

18Dh.1~0 **CMPDBS:** Comparator original output (CMPOX) de-bounce time

00: none

01: 4 Fsys

10: 8 Fsys

11: 16 Fsys

18Eh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CMPPNS	SCMPN		SCIN		_		SCIP	
R/W	R/W		R/W		_		R/W	
Reset	1	1	1	1	_	1	1	1

18Eh.7 **SCMPN:** Comparator CMPN source select

0: Comparator CMPN source is external input (CINx)



1: Comparator CMPN source is DAC output

18Eh.6~4 **SCIN:** Comparator CMPN external input select

000: Comparator CMPN external input is CIN1 (PA3) 001: Comparator CMPN external input is CIN2 (PA0)

010: Reserved

011: Comparator CMPN external input is CIN4 (PB4)

1xx: No connect

18Eh.3 This bit must be set as 1 in emulation

18Eh.2~0 SCIP: Comparator CMPP external input select

000: Comparator CMPP external input is CIP1 (PA1) 001: Comparator CMPP external input is CIP2 (PA2) 010: Comparator CMPP external input is CIP3 (PB6)

011: Reserved 1xx: No connect

18Fh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
DACTL	SVRF		SVL						
R/W	R/W		R/W						
IX/ VV	IX/ VV				10/ 11				

18Fh.7 **SVRF:** DAC reference voltage select

 $0: V_{CC}$

1: V_{BG} (voltage level is selected by ADVREFS)

18Fh.6~0 **SVL:** DAC output voltage select (reference source can be selected as V_{CC} or V_{BG})

000_0000: 0/128 * reference source 000_0001: 1/128 * reference source


. . .

111_1110: 126/128 * reference source 111_1111: 127/128 * reference source



6.8 Cyclic Redundancy Check (CRC)

The chip supports an integrated 16-bit Cyclic Redundancy Check function. The Cyclic Redundancy Check (CRC) calculation unit is an error detection technique test algorithm and uses to verify data transmission or storage data correctness. The CRC calculation takes an 8-bit data stream or a block of data as input and generates a 16-bit output remainder. The data stream is calculated by the same generator polynomial.



CRC16 Block Diagram

The CRC generator provides the 16-bit CRC result calculation based on the CRC-16-IBM polynomial. In this CRC generator, there is only one polynomial available for the numeric values calculation. It can't support the 16-bit CRC calculations based on any other polynomials. Each write operation to the CRCIN register creates a combination of the previous CRC value stored in the CRCDH and CRCDL registers. It will take one MCU instruction cycle to calculate.

CRC-16-IBM (Modbus) Polynomial representation: $X^{16} + X^{15} + X^2 + 1$

187h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
CRCDL		CRCDL								
R/W		R/W								
Reset	1	1	1	1	1	1	1	1		

187h.7~0 **CRCDL:** 16-bit CRC checksum data bit 7~0

188h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
CRCDH		CRCDH								
R/W		R/W								
Reset	1	1 1 1 1 1 1 1								

188h.7~0 **CRCDH:** 16-bit CRC checksum data bit 15~8

189h	Bit 7	Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0									
CRCIN		CRCIN									
W		W									
Reset	_										

189h.7~0 CRCIN: CRC data input, write this register to start CRC calculation



MEMORY MAP

Name	Address	R/W	Rst	Description
INDF (00h/80			Kst	Function related to: RAM W/R
	1			Not a physical register, addressing INDF actually point to the register
INDF	00.7~0	R/W	-	whose address is contained in the FSR register
TM0 (01h/10	1h)	l		Function related to: Timer0
TM0	01.7~0	R/W	00	Timer0 content
PCL (02h/82l				Function related to: PROGRAM COUNT
PCL	02.7~0	R/W	00	Programming Counter data bit 7~0
STATUS (031				Function related to: STATUS
IRP	03.7	R/W	0	Register Bank Select bit (used for indirect addressing)
RP1	03.6	R/W	0	Register Bank Select bit 1 for direct addressing
RP0	03.5	R/W	0	Register Bank Select bit 0 for direct addressing
				WDT timeout flag, cleared by PWRST, 'SLEEP' or 'CLRWDT'
TO	03.4	R	0	instruction
PD	03.3	R	0	Power down flag, set by 'SLEEP', cleared by 'CLRWDT' instruction
Z	03.2	R/W	0	Zero flag
DC	03.1	R/W	0	Decimal Carry flag
С	03.0	R/W	0	Carry flag
FSR (04h/84l	n/104h/184	h)		Function related to: RAM W/R
FSR	04.7~0	R/W	-	File Select Register, indirect address mode pointer
PAD (05h)				Function related to: Port A
` /	0.7.7.0	R	-	Port A pin or "data register" state
PAD	05.7~0	W	FF	Port A output data register
PBD (06h)				Function related to: Port B
(**=-)	1	R	-	Port B pin or "data register" state
	06.6~4	W	7	Port B output data register
PBD		R	_	Port B pin or "data register" state
	06.2~0	W	7	Port B output data register
PCLATH (0A	h/8Ah/10A	h/18A	h)	Function related to: PROGRAM COUNT
GPR	0A.7~4	R/W	0	General Purpose Register
PCLATH	0A.3~0	R/W	0	Write Buffer for the high byte of the Program Counter
INTIE (0Bh/8	Bh/10Bh/1	8Bh)		Function related to: Interrupt Enable
,				ADC interrupt enable
ADCIE	0B.7	R/W	0	0: disable
				1: enable
				T2 interrupt enable
T2IE	0B.6	R/W	0	0: disable
				1: enable
				Timer1 interrupt enable
TM1IE	0B.5	R/W	0	0: disable
				1: enable
				Timer0 interrupt enable
TM0IE	0B.4	R/W	0	0: disable
				1: enable
				Wakeup Timer interrupt enable and Wakeup Timer enable
WKTIE	0B.3	R/W	0	0: disable
				1: enable
INTEGER	00.2	D/W	_	INT2 pin (PA7 or PB5) interrupt enable
INT2IE	0B.2	R/W	0	0: disable
	1			1: enable
INTLE	0B.1	R/W	0	INT1 pin (PA1 or PB1) interrupt enable 0: disable
INT1IE	UD.1	K/W	U	1: enable
	1			1. CHAVIC



Name	Address	R/W	Rst	Description
				INT0 pin (PA3 or PB2) interrupt enable
INT0IE	0B.0	R/W	0	0: disable
				1: enable
INTIF (0Ch)				Function related to: Interrupt Flag
ADCIF	0C.7	R	-	ADC interrupt flag, set by H/W after ADC end of conversion
ADCII	00.7	W	0	write 0: clear this flag; write 1: no action
T2IF	0C.6	R	-	T2 interrupt event pending flag, set by H/W while T2 overflows
1211	00.0	W	0	write 0: clear this flag; write 1: no action
TM1IF	0C.5	R	-	Timer1 interrupt event pending flag, set by H/W while Timer1 overflows
	00.0	W	0	write 0: clear this flag; write 1: no action
TM0IF	0C.4	R	-	Timer0 interrupt event pending flag, set by H/W while Timer0 overflows
1111011		W	0	write 0: clear this flag; write 1: no action
WKTIF	0C.3	R	-	WKT interrupt event pending flag, set by H/W while WKT time out
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	00.0	W	0	write 0: clear this flag; write 1: no action
		R	-	INT2 (PA7 or PB5) interrupt event pending flag, set by H/W at INT2
INT2IF	0C.2			pin's falling edge
		W	0	write 0: clear this flag; write 1: no action
D ITT I ITT	00.1	R	-	INT1 (PA1 or PB1) interrupt event pending flag, set by H/W at INT1
INT1IF	0C.1	***	0	pin's falling/rising edge
		W	0	write 0: clear this flag; write 1: no action
INTOIL	00.0	R	-	INTO (PA3 or PB2) interrupt event pending flag, set by H/W at INTO
INT0IF	0C.0	W	0	pin's falling/rising edge write 0: clear this flag; write 1: no action
INTERT (ADL)	\	VV	0	Ü
INTIE1 (0Dh))			Function related to: Interrupt Enable
CMPIE	0D.4	R/W	0	Comparator interrupt enable 0: disable
CMFIE	UD.4	K/ W	U	1: enable
				PWM interrupt enable
PWMIE	0D.1	R/W	0	0: disable
1 // 1/112	02.1	10 11	Ü	1: enable
				LVD interrupt enable
LVDIE	0D.0	R/W	0	0: disable
				1: enable
INTIF1 (0Eh)				Function related to: Interrupt Flag
-		R		Comparator interrupt event pending flag, set by H/W while CMPO match
CMPIF	0E.4	K	•	trigger condition
		W	0	write 0: clear this flag; write 1: no action
		R		PWM interrupt event pending flag, set by H/W after PWM period counter
PWMIF	0E.1			roll over
		W	0	write 0: clear this flag; write 1: no action
LVDIF	0E.0	R	-	LVD interrupt event pending flag, set by H/W while $V_{CC} < V_{LVD}$
		W	0	write 0: clear this flag; write 1: no action
CLKCTL (0F	h)			Function related to: Fsys
			_	Slow Clock Type
SCKTYPE	0F.7	R/W	0	0: SIRC
				1: SXT
ECKTYDE	OF	D/W	0	Fast Clock Type 0: FIRC
FCKTYPE	0F.6	R/W	0	1: FXT
				Stop Slow-clock after execute SLEEP instruction
SLOWSTP	0F.4	R/W	0	0: Slow-clock keeps running after execute SLEEP instruction
525 77511	01.7	17/ 11	U	1: Slow-clock stop running after execute SLEEP instruction
				Stop Fast-clock
FASTSTP	0F.3	R/W	1	0: Fast-clock is running
		,,		1: Fast-clock stops running
	İ.			



Name	Address	R/W	Rst	Description
				System clock source select
CPUCKS	0F.2	R/W	0	0: Slow-clock
				1: Fast-clock
CPUPSC	0F.1~0	R/W	11	System clock source prescaler. System clock source
				00: div 8 01: div 4 10: div 2 11: div 1
TMORLD (10)		D /III	0.0	Function related to: Timer0
TM0RLD	10.7~0	R/W	00	Timer0 reload data
TM0CTL (11h	1)			Function related to: Timer0
TM0STP	11.6	R/W	0	Stop Timer0 0: Timer0 runs
TWOSTP	11.0	K/W	U	1: Timer0 stops
				TM0CKI (PA2) edge
TM0EDG	11.5	R/W	0	0: rising edge
TMOLDG	11.5	10 11	Ü	1: falling edge
				Timer0 prescaler clock source
TM0CKS	11.4	R/W	0	0: Fsys/2
				1: TM0CKI (PA2)
				Timer0 prescaler. Timer0 prescaler clock source divided by
TM0PSC	11.3~0	R/W	0	0000: 1 0011: 8 0110: 64
TWIOT SC	11.5~0	IX/ VV	U	0001: 2 0100: 16 0111: 128
				0010: 4 0101: 32 1xxx: 256
TM1 (12h)				Function related to: Timer1
TM1	12.7~0	R/W	00	Timer1 content
TM1RLD (13)				Function related to: Timer1
TM1RLD	13.7~0	R/W	00	Timer1 reload data
TM1CTL (14h	1)			Function related to: Timer1
TM1STP	14.6	R/W	0	Stop Timer1 0: Timer1 runs
TMISTP	14.0	K/W	U	1: Timer1 runs 1: Timer1 stops
				Timer1 stops Timer1 prescaler. Timer1 clock source (Fsys/2) divided by
				0000: 1 0011: 8 0110: 64
TM1PSC	14.3~0	R/W	0	0001: 2 0100: 16 0111: 128
				0010: 4
T2CTL (15h)				Function related to: T2
				Clear and stop T2
T2CLR	15.4	R/W	0	0: T2 runs
				1: T2 clear and stops
T2CKS	15.3~2	R/W	0	T2 clock source selection
		**		00: Slow-clock 11: Fsys/128 1x: FIRC/512 (16 MHz/512)
T2PSC	15.1~0	R/W	0	T2 prescaler. T2 clock source divided by
				00: 32768 01: 16384 10: 8192 11: 128
LVCTL (16h)				Function related to: LVD/LVR
LVDF	16.7	R	0	Low voltage detection flag 0: V _{CC} > V _{LVD}
LVDI	10.7	IX.	U	1: $V_{CC} > V_{LVD}$
				LVD Hysteresis
LVDHYS	16.6	R/W	1	0: disable
2,21115	10.0	10 11		1: enable
LVRSAV	16.5	R/W	1	POR/LVR auto power off in STOP/IDLE mode
LVDSAV	16.4	R/W	1	LVD auto power off in STOP/IDLE mode
די די די די די	10.7	17/ 11	1	2.2 and power on in 5101/1022 mode



Name	Address	R/W	Rst	Description
				LVD voltage (V _{LVD}) select(TM56M1522/21H)
LVDS	16.3~0	R/W	0	0000: Disable 0100 : 2.60V 1000: 3.15V 1100: 3.70V 0001: 2.20V 0101: 2.75V 1001: 3.30V 1101: 3.85V 0010: 2.30V 0110: 2.90V 1010: 3.45V 1110: 4.00V 0011: 2.45V 0111: 3.00V 1011: 3.60V 1111: 4.15V LVD voltage (V _{LVD}) select(TM56M1522B/22C/22L)
				0000: Disable 0100 : 2.35V 1000: 2.89V 1100: 3.45V 0001: 1.93V 0101: 2.48V 1001: 3.03V 1101: 3.59V 0010: 2.06V 0110: 2.62V 1010: 3.16V 1110: 3.73V 0011: 2.19V 0111: 2.76V 1011: 3.30V 1111: 3.87V
ADCDH (17h)				Function related to: ADC
ADCDH	17.7~0	R	-	ADC output data bit 11~4
ADCTL (18h)				Function related to: ADC
ADCDL	18.7~4	R	-	ADC output data bit 3~0
ADST	18.3	R/W	0	ADC start bit. 0: H/W clear after end of conversion 1: ADC start conversion
ADCKS	18.2~0	R/W	0	ADC clock frequency selection. 1MHz(Typ.) 000: Fsys/256 010: Fsys/64 100: Fsys/16 110: Fsys/4 001: Fsys/128 011: Fsys/32 101: Fsys/8 111: Fsys/2
ADCTL2 (19h)			Function related to: ADC
ADVREFS	19.7~6	R/W	00	ADC reference voltage and V_{BG} output voltage select 00: ADC reference voltage is V_{CC} , V_{BG} is 1.20V 01: ADC reference voltage is V_{BG} , V_{BG} is 2.48V 10: Reserved 11: ADC reference voltage is V_{BG} , V_{BG} is 2.00V(This feature can't not be emulated) (Don't use for the selection of DAC's VREF)
ADCHS	19.4~0	R/W	1F	ADC channel select 00000: ADC0 (PA0)
User Data Men	nory			
RAM	20~6F	R/W	-	RAM Bank0 area (80 Bytes)
RAM	70~7F	R/W	-	RAM common area (16 Bytes)
OPTION (81h	/181h)			Function related to: STATUS/INT0/INT1/WDT/WKT
HWAUTO	81.7	R/W	0	Enter/Exit interrupt subroutine, HW auto Save/Restore WREG, FSR, TABR, PCLATH, DPL, DPH, and STATUS w/o TO, PD 0:disable 1: enable
INT0EDG	81.6	R/W	0	INT0 pin interrupt edge selection 0: falling edge trigger 1: rising edge trigger
INT1EDG	81.5	R/W	0	INT1 pin interrupt edge selection 0: falling edge trigger 1: rising edge trigger
WDTPSC	81.3~2	R/W	3	WDT period selections: 00: 84ms
WKTPSC	81.1~0	R/W	3	WKT period selections: 00: 10.5ms 01: 21ms 10: 42ms 11: 84ms @5V
PAMOD10 (85	sh)			Function related to: Port A



Name	Address	R/W	Rst	Description
PA1MOD	85.7~4	R/W	1	PA1 I/O mode control
PA0MOD	85.3~0	R/W	1	PA0 I/O mode control
PAMOD32 (8				Function related to: Port A
PA3MOD	86.7~4	R/W	1	PA3 I/O mode control
PA2MOD	86.3~0	R/W	1	PA2 I/O mode control
PAMOD54 (8'	7h)	I		Function related to: Port A
PA5MOD	87.7~4	R/W	1	PA5 I/O mode control
PA4MOD	87.3~0	R/W	1	PA4 I/O mode control
PAMOD76 (8	8h)			Function related to: Port A
PA7MOD	88.7~4	R/W	0	PA7 I/O mode control
FA/MOD	00.7~4	K/ W	U	PA7 has no high-sink, 1/2 bias and resistor pull-down capability.
PA6MOD	88.3~0	R/W	1	PA6 I/O mode control
PWMCTL (89	Oh)			Function related to: PWM0
				PWM Clock Enable
PWMEN	89.7	R/W	0	0: Disable
				1: Enable
				PWM0 output mode
DWW 40034	00.5.4	D/337	0	00: Mode0
PWM0OM	89.5~4	R/W	0	01: Model
				10: Mode2
				11: Mode3
				PWM0 non-overlap control
				0000: no non-overlap
PWM0DZ	89.3~0	R/W	0	0001: non-overlap width are 1 PWM clock cycle
				0010: non-overlap width are 2 PWM clock cycles
				 1111: non-overlap width are 15 PWM clock cycles
PBMOD10 (8	Ch)			Function related to: Port B
PB1MOD	8C.7~4	R/W	1	PB1 I/O mode control
PB0MOD	8C.3~0	R/W	1	PB0 I/O mode control
PBMOD32 (8)	l .	10 11		Function related to: Port B
PB2MOD	8D.3~0	R/W	1	PB2 I/O mode control
PBMOD54 (8)		10 11	•	Function related to: Port B
PB5MOD	8E.7~4	R/W	1	PB5 I/O mode control
PB4MOD	8E.3~0	R/W	1	PB4 I/O mode control
PBMOD76 (8)	l			Function related to: Port B
PB6MOD	8F.3~0	R/W	1	PB6 I/O mode control
OPTION2 (91		l		Function related to: PWM0/INT2/INT1/INT0
51 11011 2 (91				PWM Clock Source
				0x: Fsys
PWMCKS	91.5~4	R/W	00	10: FIRC (16 MHz)
				11: FIRC*2 (32 MHz). Refer to the graph of minimal operating voltage
				for PWMCKS=FIRC x 2.
				INT2 pin select
INT2SEL	91.2	R/W	0	0: PA7
				1: PB5
			_	INT1 pin select
INT1SEL	91.1	R/W	0	0: PA1
				1: PB1
DIEGGE	01.0	D ATT	0	INTO pin select
INT0SEL	91.0	R/W	0	0: PA3
				1: PB2
PWMPRDH (Function related to: PWM
PWMPRDH	92.7~0	R/W	FF	PWM Period bit 15~8



Name	Address	R/W	Rst	Description	
PWMPRDL (9	93h)			Function related to: PWM	
PWMPRDL	93.7~0	R/W	FF	PWM Period bit 7~0	
PWM0DH (94	h)			Function related to: PWM0	
PWM0DH	94.7~0	R/W	80	PWM0 Duty bit 15~8	
PWM0DL (95)	h)			Function related to: PWM0	
PWM0DL	95.7~0	R/W	00	PWM0 Duty bit 7~0	
PWM1DH (96	h)			Function related to: PWM1	
PWM1DH	96.7~0	R/W	80	PWM1 Duty bit 15~8	
PWM1DL (97)	h)			Function related to: PWM1	
PWM1DL	97.7~0	R/W	00	PWM1 Duty bit 7~0	
PWM2DH (98	h)			Function related to: PWM2	
PWM2DH	98.7~0	R/W	80	PWM2 Duty bit 15~8	
PWM2DL (99)		-4		Function related to: PWM2	
PWM2DL	99.7~0	R/W	00	PWM2 Duty bit 7~0	
PWM3DH (9A		14 11	30	Function related to: PWM3	
PWM3DH ()A	9A.7~0	R/W	80	PWM3 Duty bit 15~8	
PWM3DL (9B		10/ 11	00	Function related to: PWM3	
PWM3DL ()B	9B.7~0	R/W	00	PWM3 Duty bit 7~0	
PWM4DH (90		IX/ VV	00	Function related to: PWM4	
PWM4DH (9C	9C.7~0	R/W	80		
		R/W	80	PWM4 Duty bit 15~8	
PWM4DL (9D		D/III	00	Function related to: PWM4	
PWM4DL	9D.7~0	R/W	00	PWM4 Duty bit 7~0	
PWM5DH (9E	-	D ATT	0.0	Function related to: PWM5	
PWM5DH	9E.7~0	R/W	80	PWM5 Duty bit 15~8	
PWM5DL (9F	-			Function related to: PWM5	
PWM5DL	9F.7~0	R/W	00	PWM5 Duty bit 7~0	
User Data Men	nory A0~EF	D/W		DAM Daul-1 area (90 Dates)	
RAM		R/W	-	RAM Bank1 area (80 Bytes) Function related to: IO Port	
PINMOD (105	•	D		read as unknown after reset	
Reserved	105.5	R	X	All IO port high sink current enable	
HSINK	105.2	R/W	1	0: low sink current	
	· -		-	1: high sink current. PA7 has no high-sink capability.	
Reserved	105.1	R/W	0	must be kept at 0	
Reserved	105.0	R/W	0	must be kept at 0	
LVRPD (109h))			Function related to: LVR/POR	
				Write 37h to force LVR+POR Disable	
LVRPD	109.7~0	W	0	Write 38h to force LVR Disable, POR still enable	
				Write 39h to force POR Disable, LVR still enable Write others LVR and POR enable	
				POR force power down flag	
PORPDF	109.1	R	0	0: POR enable	
				1: POR is forced power down	
	100.0	_		LVR force power down flag	
LVRPDF	109.0	R	0	0: LVR enable	
PCH (10Ch)				1: LVR is forced power down Function related to: PCH	
ren (10ch)				runction related to: r CH	



Name	Address	R/W	Rst	Description			
РСН	10C.7~0	W	00	Programming Counter high byte source selection when instruction with PCL as destination is executed write 0x1C to set PCH_S = 1: PCH keep the original value write others to clear PCH_S = 0: PCH is from PCLATH After reset, the PCH_S is cleared			
PCH	10C.3~0	R	0	Program Counter data bit 11~8			
BGTRIM (101	Eh)			Function related to: Bandgap			
BGTRIM	10E.4~0	R/W	CFG	VBG 1.2V trim value			
IRCF (10Fh)				Function related to: Internal RC			
IRCF	10F.6~0	R/W	CFG	FIRC trim value			
BG2TRIM (11	1h)			Function related to: Bandgap			
BG2TRIM	111.7~0	R	CFG	VBG 2V trim value. The users could move this register to BGTRIM for exact 2V VBG. This feature can't be emulated.			
LDOCCTL (1	12h)			Function related to: LDOC			
LDOCOUT	112.0	R/W	0	LDOC output control 0: LDOC not output to PA3 1: LDOC output to PA3 (PA3MOD should be set to 0011b)(This feature can't be emulated)			
RDCTL (113h)			Function related to: Program ROM			
RDCTL	113.1~0	R/W	00	Read signal delay control for Program ROM 00: 20ns delay for read signal of Program ROM 01: 16ns delay for read signal of Program ROM 10: 12ns delay for read signal of Program ROM 11: 8ns delay for read signal of Program ROM Change this register at slow clock for safety. The user must switch this register to "8ns" to enhance the performance of minimal operating voltage. This feature can't be emulated.			
IRCFT (114h)				Function related to: Internal RC			
IRCFT	114.4~0	R/W	00	FIRC frequency fine-tuning per trimming step(This feature can't be emulated)			
User Data Men	nory						
RAM	120~16F	R/W	-	RAM Bank2 area (80 Bytes)			
DPL (185h)				Function related to: Table Read			
DPL	185.7~0	R/W	00	TBL Data Pointer bit 7~0			
DPH (186h)				Function related to: Table Read			
DPH	186.3~0	R/W	00	TBL Data Pointer bit 11~8			
CRCDL (187h	(187h)			Function related to: CRC16			
CRCDL	187.7~0	R/W	FF	16-bit CRC checksum data bit 7~0			
CRCDH (1881				Function related to: CRC16			
CRCDH	188.7~0	R/W	FF	16-bit CRC checksum data bit 15~8			
CRCIN (189h))			Function related to: CRC16			
CRCIN	189.7~0	W	0	CRC data input, write this register to start CRC calculation			
TABR (18Ch)				Function related to: Table Read			



Name	Address	R/W	Rst	Description
				1. TABR write 01h = instruction TABRL (Read PROM low byte data to W and TABR)
				2. TABR write 02h = instruction TABRH (Read PROM high byte data to
				W and TABR) 3. Don't write the value other than 01h or 02h into register TABR
				4. After step.1 or step.2, read TABR to get main ROM table read value
TABR	18C.7~0	R/W	0	for C language
				Table Read for ASM: Support instruction TABRL / TABRH or register
				TABR. Suggest not using the method of register TABR. SFR HWAUTO=1
				is also suggested. Table Read for C: using register TABR. Only be used outside or inside
				the interrupt service routine. Don't utilize it inside and outside interrupt
				service routine simultaneously. Otherwise, something will be wrong.
CMPCTL (18	BDh)			Function related to: Comparator
DD CL (D	100.7	D/W	1	Comparator & DAC power down enable control
PDCMP	18D.7	R/W	1	0: disable Comparator & DAC power down 1: enable Comparator & DAC power down
				Comparator original output (CMPOX) status
CMPOX	18D.6	R	1	0: V _{CMPP} < V _{CMPN}
				1: $V_{CMPP} > V_{CMPN}$ or PDCMP =1
C) (DOE	100 5	D //X	0	Comparator output (CMPO) signal output to PA5
CMPOE	18D.5	R/W	0	0: disable 1: enable, PA5MOD should be set to xx10b
				Comparator de-bounce output invert select
CMPINV	18D.4	R/W	0	0: no invert
				1: invert
				Comparator interrupt trigger mode
CMPTRIG	18D.3~2	D/W	0	00: Rising edge
CMPTRIG	16D.3~2	K/W	U	01: Falling edge 10: Both edge
				11: High level
				Comparator original output (CMPOX) de-bounce time
a mpppa	107 1 0	D ###		00: none
CMPDBS	18D.1~0	R/W	0	01: 4 Fsys
				10: 8 Fsys 11: 16 Fsys
CMPPNS (18	Eh)			Function related to: Comparator/DAC
(2				Comparator CMPN source select
SCMPN	18E.7	R/W	1	0: Comparator CMPN source is external input (CINx)
				1: Comparator CMPN source is DAC output
				Comparator CMPN external input is CIN1 (PA2)
				000: Comparator CMPN external input is CIN1 (PA3) 001: Comparator CMPN external input is CIN2 (PA0)
SCIN	18E.6~4	R/W	7	010: Reserved
				011: Comparator CMPN external input is CIN4 (PB4)
				1xx: No connect
-	18E.3	-	-	This bit must be set as 1 in emulation
				Comparator CMPP external input select
				000: Comparator CMPP external input is CIP1 (PA1) 001: Comparator CMPP external input is CIP2 (PA2)
SCIP	18E.2~0	R/W	7	010: Comparator CMPP external input is CIP2 (FA2)
				011: Reserved
				1xx: No connect



Name	Address	R/W	Rst	Description
DACTL (18FI	h)			Function related to: DAC/Comparator
SVRF	18F.7	R/W	0	DAC reference voltage select 0: V _{CC} 1: V _{BG} (voltage level is selected by ADVREFS)
SVL	18F.6~0	R/W	0	DAC output voltage select (reference source can be selected as V _{CC} or V _{BG}) 000_0000: 0/128 * reference source 000_0001: 1/128 * reference source 111_1110: 126/128 * reference source 111_1111: 127/128 * reference source



INSTRUCTION SET

Each instruction is a 16-bit word divided into an Op Code, which specifies the instruction type, and one or more operands, which further specify the operation of the instruction. The instructions can be categorized as byte-oriented, bit-oriented and literal operations list in the following table.

For byte-oriented instructions, "f" represents the address designator and "d" represents the destination designator. The address designator is used to specify which address in Program memory is to be used by the instruction. The destination designator specifies where the result of the operation is to be placed. If "d" is "0", the result is placed in the W register. If "d" is "1", the result is placed in the address specified in the instruction.

For bit-oriented instructions, "b" represents a bit field designator, which selects the number of the bit affected by the operation, while "f" represents the address designator. For literal operations, "k" represents the literal or constant value.

Field/Legend	Description
f	Register File Address
b	Bit address
k	Literal. Constant data or label
d	Destination selection field, 0: Working register, 1: Register file
W	Working Register
Z	Zero Flag
С	Carry Flag or /Borrow Flag
DC	Decimal Carry Flag or Decimal /Borrow Flag
PC	Program Counter
TOS	Top Of Stack
GIE	Global Interrupt Enable Flag (i-Flag)
[]	Option Field
()	Contents
	Bit Field
В	Before
A	After
←	Assign direction



Mnemon	ic	Op Code	Cycle	Flag Affect	Description		
		Byte-Oriente	d File Reg	ister Instructio	on -		
ADDWX	f, d	ff00 0111 dfff ffff	1	C, DC, Z	Add W and "f"		
ANDWX	f, d	ff00 0101 dfff ffff	1	Z	AND W with "f"		
CLRX	f	ff00 0001 1fff ffff	1	Z	Clear "f"		
CLRW		0000 0001 0100 0000	1	Z	Clear W		
COMX	f, d	ff00 1001 dfff ffff	1	Z	Complement "f"		
DECX	f, d	ff00 0011 dfff ffff	1	Z	Decrement "f"		
DECXSZ	f, d	ff00 1011 dfff ffff	1 or 2	-	Decrement "f", skip if zero		
INCX	f, d	ff00 1010 dfff ffff	1	Z	Increment "f"		
INCXSZ	f, d	ff00 1111 dfff ffff	1 or 2	-	Increment "f", skip if zero		
IORWX	f, d	ff00 0100 dfff ffff	1	Z	OR W with "f"		
MOVX	f,d	ff00 1000 dfff ffff	1	Z	Move "f"		
MOVXW	f	ff00 1000 Offf ffff	1	Z	Move "f" to W		
MOVWX	f	ff00 0000 1fff ffff	1	-	Move W to "f"		
RLX	f, d	ff00 1101 dfff ffff	1	C	Rotate left "f" through carry		
RRX	f, d	ff00 1100 dfff ffff	1	C	Rotate right "f" through carry		
SUBWX	f, d	ff00 0010 dfff ffff	1	C, DC, Z	Subtract W from "f"		
SWAPX	f, d	ff00 1110 dfff ffff	1	-	Swap nibbles in "f"		
TSTX	f	ff00 1000 1fff ffff	1	Z	Test if "f" is zero		
XORWX	f, d	ff00 0110 dfff ffff	1	Z	XOR W with "f"		
		Bit-Oriented	l File Regi	ster Instruction	1		
BCX	f, b	ff11 00bb bfff ffff	1	-	Clear "b" bit of "f"		
BSX	f, b	ff11 01bb bfff ffff	1	-	Set "b" bit of "f"		
BTXSC	f, b	ff11 10bb bfff ffff	1 or 2	-	Test "b" bit of "f", skip if clear		
BTXSS	f, b	ff11 11bb bfff ffff	1 or 2	-	Test "b" bit of "f", skip if set		
		Literal a	nd Contro	l Instruction			
ADDLW	k	0001 1100 kkkk kkkk	1	C, DC, Z	Add Literal "k" and W		
ANDLW	k	0001 1011 kkkk kkkk	1	Z	AND Literal "k" with W		
LCALL	k	kk10 0kkk kkkk kkkk	2	-	Call subroutine "k"		
CLRWDT		0001 1110 0000 0100	1	TO, PD	Clear Watch Dog Timer		
LGOTO	k	kk10 1kkk kkkk kkkk	2	-	Jump to branch "k"		
IORLW	k	0001 1010 kkkk kkkk	1	Z	OR Literal "k" with W		
MOVLW	k	0001 1001 kkkk kkkK	1	-	Move Literal "k" to W		
NOP		0000 0000 0000 0000	1	-	No operation		
RET		0000 0000 0100 0000	2	-	Return from subroutine		
RETI		0000 0000 0110 0000	2	-	Return from interrupt		
RETLW	k	0001 1000 kkkk kkkk	2	-	Return with Literal in W		
SLEEP		0001 1110 0000 0011	1	TO, PD	Go into Power-down mode, Clock oscillation stops		
SUBLW	k	0001 1111 kkkk kkkk	1	C, DC, Z	Subtract W from literal		
TABRH		0000 0000 0101 1000	2	-	Lookup ROM high data to W and TABR		
TABRL		0000 0000 0101 0000	2	-	Lookup ROM low data to W and TABR		
XORLW	k	0001 1101 kkkk kkkk	1	Z	XOR Literal "k" with W		



Add Literal "k" and W **ADDLW**

Syntax ADDLW k **Operands** k:00h~FFh Operation $(W) \leftarrow (W) + k$ C, DC, Z Status Affected

0001 1100 kkkk kkkk OP-Code

Description The contents of the W register are added to the eight-bit literal 'k' and the result is

placed in the W register.

Cycle

Example ADDLW 0x15 B: W = 0x10

A: W = 0x25

Add W and "f" **ADDWX**

ADDWX f [,d] **Syntax** Operands $f: 000h \sim 1FFh, d: 0, 1$ Operation $(destination) \leftarrow (W) + (f)$

Status Affected C, DC, Z

OP-Code ff00 0111 dfff ffff

Add the contents of the W register with register 'f'. If 'd' is 0, the result is stored in Description

the W register. If 'd' is 1, the result is stored back in register 'f'.

Cycle

Example ADDWX FSR, 0 B : W = 0x17, FSR = 0xC2

A: W = 0xD9, FSR = 0xC2

ANDLW Logical AND Literal "k" with W

Syntax ANDLW k Operands k: 00h ~ FFh Operation $(W) \leftarrow (W) \text{ AND } k$

Status Affected Z

OP-Code 0001 1011 kkkk kkkk

Description The contents of W register are AND'ed with the eight-bit literal 'k'. The result is

placed in the W register.

Cycle

Example ANDLW 0x5F B : W = 0xA3

A: W = 0x03

ANDWX AND W with "f"

 \overline{ANDWX} f [,d] **Syntax Operands** $f: 000h \sim 1FFh, d: 0, 1$ Operation $(destination) \leftarrow (W) AND (f)$

Status Affected Z

OP-Code ff00 0101 dfff ffff

AND the W register with register 'f'. If 'd' is 0, the result is stored in the W Description

register. If 'd' is 1, the result is stored back in register 'f'.

Cycle

Example ANDWX FSR, 1 B: W = 0x17, FSR = 0xC2

A : W = 0x17, FSR = 0x02



BCX Clear "b" bit of "f"

Syntax BCX f [,b]

Operands $f: 000h \sim 1FFh, b: 0 \sim 7$

Operation $(f.b) \leftarrow 0$

Status Affected

OP-Code ff11 00bb bfff ffff

Description Bit 'b' in register 'f' is cleared.

Cycle 1

Example BCX FLAG_REG, 7 B: FLAG_REG =0xC7

 $A : FLAG_REG = 0x47$

BSX Set "b" bit of "f"

Syntax BSX f [,b]

Operands $f: 000h \sim 1FFh, b: 0 \sim 7$

Operation $(f.b) \leftarrow 1$

Status Affected -

OP-Code ff11 01bb bfff ffff
Description Bit 'b' in register 'f' is set.
Cycle 1

Example BSX FLAG_REG, 7 B: FLAG_REG =0x0A

A: FLAG_REG =0x8A

BTXSC Test "b" bit of "f", skip if clear(0)

Syntax BTXSC f [,b]

Operands $f: 000h \sim 1FFh, b: 0 \sim 7$ Operation Skip next instruction if (f.b) = 0

Status Affected -

OP-Code ff11 10bb bfff ffff

Description If bit 'b' in register 'f' is 1, then the next instruction is executed. If bit 'b' in register

'f' is 0, then the next instruction is discarded, and a NOP is executed instead,

making this a 2nd cycle instruction.

Cycle 1 or 2

Example LABEL1: BTXSC FLAG, 1 B: PC =LABEL1

TRUE: LGOTO SUB1 A: if FLAG.1 =0, PC =FALSE FALSE: ... A: if FLAG.1 =1, PC =TRUE

BTXSS Test "b" bit of "f", skip if set(1)

Syntax BTXSS f [,b]

Operands $f: 000h \sim 1FFh, b: 0 \sim 7$ Operation Skip next instruction if (f.b) = 1

Status Affected -

OP-Code ff11 11bb bfff ffff

Description If bit 'b' in register 'f' is 0, then the next instruction is executed. If bit 'b' in register

'f' is 1, then the next instruction is discarded, and a NOP is executed instead,

making this a 2nd cycle instruction.

Cycle 1 or 2

Example LABEL1: BTXSS FLAG, 1 B: PC =LABEL1

TRUE: LGOTO SUB1 A: if FLAG.1 =0, PC =TRUE if FLAG.1 =1, PC =FALSE



CLRX Clear "f"

 $\begin{array}{lll} \text{Syntax} & \text{CLRX f} \\ \text{Operands} & \text{f}: 000\text{h} \sim 1\text{FFh} \\ \text{Operation} & (\text{f}) \leftarrow 00\text{h}, Z \leftarrow 1 \end{array}$

Status Affected Z

OP-Code ff00 0001 1fff ffff

Description The contents of register 'f' are cleared and the Z bit is set.

Cycle 1

Example $CLRX FLAG_REG = 0x5A$

 $A: FLAG_REG = 0x00, Z = 1$

CLRW Clear W

Syntax CLRW

Operands -

Operation (W) \leftarrow 00h, Z \leftarrow 1

Status Affected Z

OP-Code 0000 0001 0100 0000

Description W register is cleared and Z bit is set.

Cycle 1

Example CLRW B: W = 0x5A

A: W = 0x00, Z = 1

CLRWDT Clear Watchdog Timer

Syntax CLRWDT

Operands -

Operation WDT Timer \leftarrow 00h

Status Affected TO, PD

OP-Code 0001 1110 0000 0100

Description CLRWDT instruction clears the Watchdog Timer

Cycle 1

Example CLRWDT B: WDT counter =?

A: WDT counter =0x00

COMX Complement "f"

 $\begin{array}{ll} \text{Syntax} & \text{COMX f [,d]} \\ \text{Operands} & \text{f: 000h} \sim 1 \text{FFh, d: 0, 1} \\ \text{Operation} & (\text{destination}) \leftarrow (\bar{\text{f}}) \\ \end{array}$

Status Affected Z

OP-Code ff00 1001 dfff ffff

Description The contents of register 'f' are complemented. If 'd' is 0, the result is stored in W.

If 'd' is 1, the result is stored back in register 'f'.

Cycle 1

Example COMX REG1, 0 B: REG1 =0x13

A: REG1 =0x13, W =0xEC



DECX Decrement "f" Svntax DECX f [.d] **Operands** $f: 000h \sim 1FFh, d: 0, 1$ Operation $(destination) \leftarrow (f) - 1$ Status Affected Z OP-Code ff00 0011 dfff ffff Description Decrement register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'. Cycle Example DECX CNT, 1 B : CNT = 0x01, Z = 0

Example DECX CNT, 1 B : CNT = 0x01, Z = 0A : CNT = 0x00, Z = 1

DECXSZ Decrement "f", Skip if 0

DECXSZ f [,d] Syntax Operands f:000h ~ 1FFh, d:0, 1 Operation (destination) \leftarrow (f) - 1, skip next instruction if result is 0 Status Affected OP-Code ff00 1011 dfff ffff Description The contents of register 'f' are decremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'. If the result is 1, the next instruction is executed. If the result is 0, then a NOP is executed instead, making it a 2 cycle instruction. Cycle 1 or 2 DECXSZ CNT, 1 B: PC =LABEL1 Example LABEL1: LGOTO LOOP A:CNT=CNT-1**CONTINUE:** if CNT =0, "LGOTO LOOP" is replace

with NOP if CNT $\neq 0$, "LGOTO LOOP" will be

executed

INCX Increment "f"

Syntax INCX f [,d]

Operands $f: 000h \sim 1FFh$ Operation $(destination) \leftarrow (f) + 1$ Status Affected ZOP-Code $ff00\ 1010\ dfff\ ffff$ Description The contents of register 'f' are incremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.

Cycle 1NICX CNT 1 P CNT 0 FF Z 0

Example INCX CNT, 1 B: CNT = 0xFF, Z = 0A: CNT = 0x00, Z = 1



INCXSZ Increment "f", Skip if 0

Syntax INCXSZ f [,d] Operands $f: 000h \sim 1FFh, d: 0, 1$

Operation (destination) \leftarrow (f) + 1, skip next instruction if result is 0

Status Affected

OP-Code ff00 1111 dfff ffff

Description The contents of register 'f' are incremented. If 'd' is 0, the result is placed in the W

register. If 'd' is 1, the result is placed back in register 'f'. If the result is 1, the next instruction is executed. If the result is 0, a NOP is executed instead, making it a 2

cycle instruction.

Cycle 1 or 2

Example LABEL1: INCXSZ CNT, 1 B: PC = LABEL1

LGOTO LOOP A: CNT = CNT + 1

CONTINUE: if CNT =0, "LGOTO LOOP" is replace

with NOP

if CNT ≠0, "LGOTO LOOP" will be

executed

IORLW Inclusive OR Literal with W

SyntaxIORLW kOperands $k: 00h \sim FFh$ Operation $(W) \leftarrow (W) OR k$

Status Affected Z

OP-Code 0001 1010 kkkk kkkk

Description The contents of the W register are OR'ed with the eight-bit literal 'k'. The result is

placed in the W register.

Cycle 1

Example IORLW 0x35 B: W=0x9A

A : W = 0xBF, Z = 0

IORWX Inclusive OR W with "f"

SyntaxIORWX f [,d]Operands $f: 000h \sim 1FFh, d: 0, 1$ Operation(destination) \leftarrow (W) OR (f)

Status Affected Z

OP-Code ff00 0100 dfff ffff

Description Inclusive OR the W register with register 'f'. If 'd' is 0, the result is placed in the

W register. If 'd' is 1, the result is placed back in register 'f'.

Cycle

Example IORWX RESULT, 0 B: RESULT =0x13, W =0x91

A : RESULT = 0x13, W = 0x93, Z = 0



LCALL Call subroutine "k"

Syntax LCALL k Operands k: 0000h ~ 1FFFh

Operation Operation: $TOS \leftarrow (PC) + 1$, $PC.12 \sim 0 \leftarrow k$

Status Affected

OP-Code kk10 0kkk kkkk kkkk

Description LCALL Subroutine. First, return address (PC+1) is pushed onto the stack. The

13-bit immediate address is loaded into PC bits <12:0>. LCALL is a two-cycle

instruction.

Cycle 2

Example LABEL1: LCALL SUB1 B:PC=LABEL1

A : PC = SUB1, TOS = LABEL1 + 1

LGOTO Unconditional Branch

 $\begin{tabular}{lll} Syntax & LGOTO & k \\ Operands & $k:0000h \sim 1FFFh$ \\ Operation & PC.12 \sim 0 \leftarrow k \end{tabular}$

Status Affected

OP-Code kk10 1kkk kkkk kkkk

Description LGOTO is an unconditional branch. The 13-bit immediate value is loaded into PC

bits <12:0>. LGOTO is a two-cycle instruction.

Cycle 2

Example LABEL1: LGOTO SUB1 B:PC=LABEL1

A: PC = SUB1

MOVX Move f

SyntaxMOVX f[,d]Operands $f:000h \sim 1FFh, d:0, 1$ Operation(destination) \leftarrow (f)

Status Affected Z

OP-Code ff00 1000 dfff ffff

Description The contents of register 'f' are moved to a destination dependent upon the status of

d. If d=0, destination is W register. If d=1, the destination is file register f itself.

d=1 is useful to test a file register, since status flag Z is affected.

Cycle 1

Example MOVX FSR,0 B : FSR = 0xC2, W = ?

A: FSR = 0xC2, W = 0xC2

MOVXW Move "f" to W

SyntaxMOVXW fOperands $f:000h \sim 1FFh$ Operation $(W) \leftarrow (f)$ Status AffectedZ

OP-Code ff00 1000 0fff ffff

Description The contents of register 'f' are moved to W register.

Cycle 1

Example MOVXW FSR B : FSR = 0xC2, W = ?

A : FSR = 0xC2, W = 0xC2



MOVLW Move Literal to W

 $\begin{array}{lll} \text{Syntax} & \text{MOVLW k} \\ \text{Operands} & \text{k}:00\text{h} \sim \text{FFh} \\ \text{Operation} & (\text{W}) \leftarrow \text{k} \\ \end{array}$

Status Affected -

OP-Code 0001 1001 kkkk kkkk

Description The eight-bit literal 'k' is loaded into W register. The don't cares will assemble as

0's.

Cycle 1

Example MOVLW 0x5A

B: W = ?A: W = 0x5A

MOVWX Move W to "f"

 $\begin{tabular}{lll} Syntax & MOVWX & f \\ Operands & f:000h \sim 1FFh \\ Operation & (f) \leftarrow (W) \\ \end{tabular}$

Status Affected -

OP-Code ff00 0000 1fff ffff

Description Move data from W register to register 'f'.

Cycle 1

Example MOVWX REG1 B: REG1 =0xFF, W =0x4F

A : REG1 = 0x4F, W = 0x4F

NOP No Operation

Syntax NOP Operands -

Operation No Operation

Status Affected -

OP-Code 0000 0000 0000 0000

Description No Operation

Cycle 1

Example NOP -

RET Return from Subroutine

Syntax RET Operands -

Operation $PC \leftarrow TOS$

Status Affected

OP-Code 0000 0000 0100 0000

Description Return from subroutine. The stack is POPed and the top of the stack (TOS) is

loaded into the program counter. This is a two-cycle instruction.

Cycle 2

Example RET A: PC = TOS



Return from Interrupt RETI

Syntax RETI Operands

Operation $PC \leftarrow TOS, GIE \leftarrow 1$

Status Affected

OP-Code 0000 0000 0110 0000

Description Return from Interrupt. Stack is POPed and Top-of-Stack (TOS) is loaded in to the

PC. Interrupts are enabled. This is a two-cycle instruction.

Cycle

RETI A : PC = TOS, GIE = 1Example

RETLW Return with Literal in W

Syntax RETLW k Operands k:00h ~ FFh

Operation $PC \leftarrow TOS, (W) \leftarrow k$

Status Affected

OP-Code 0001 1000 kkkk kkkk

Description The W register is loaded with the eight-bit literal 'k'. The program counter is

loaded from the top of the stack (the return address). This is a two-cycle

instruction.

Cycle

Example LCALL TABLE B : W = 0x07

A: W = value of k8

TABLE: ADDWX PCL, 1

RETLW k1 RETLW k2

RETLW kn

Rotate Left "f" through Carry **RLX**

RLX f [,d] Svntax

Operands $f: 000h \sim 1FFh, d: 0, 1$

Operation Register f

Status Affected C

ff00 1101 dfff ffff OP-Code

Description The contents of register 'f' are rotated one bit to the left through the Carry Flag. If

'd' is 0, the result is placed in the W register. If 'd' is 1, the result is stored back in

register 'f'.

Cycle

RLX REG1, 0 B: REG1 =1110 0110, C=0 Example

A: REG1 =1110 0110

W =1100 1100, C=1



RRX Rotate Right "f" through Carry

Syntax RRX f [,d] Operands $f: 000h \sim 1FFh, d: 0, 1$

Operation f: 000h ~ 1FFh, d: 0,
Operation

C Register f

Status Affected (

OP-Code ff00 1100 dfff ffff

Description The contents of register 'f' are rotated one bit to the right through the Carry Flag.

If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back

in register 'f'.

Cycle 1

Example RRX REG1, 0 B: REG1 =1110 0110, C =0

A: REG1 =1110 0110 W =0111 0011, C=0

SLEEP Go into Power-down mode, Clock oscillation stops

Syntax SLEEP
Operands
Operation
Status Affected
TO, PD

OP-Code 001 1110 0000 0011

Description Go into Power-down mode with the oscillator stops.

Cycle 1

Example SLEEP -

SUBLW Subtract W from Literal

 $\begin{array}{lll} \text{Syntax} & \text{SUBLW k} \\ \text{Operands} & \text{k}:00\text{h} \sim \text{FFh} \\ \text{Operation} & (\text{W}) \leftarrow \text{k} \cdot (\text{W}) \\ \text{Status Affected} & \text{C, DC, Z} \\ \end{array}$

OP-Code 0001 1111 kkkk kkkk

Description The W register is subtracted (2's complement method) from the eight-bit literal

"k". The result is placed in the W register.

Cycle 1

Example SUBLW 0x15 B: W=0x25

A:W=0xF0



SUBWX Subtract W from "f" SUBWX f [.d] Svntax $f: 000h \sim 1FFh, d: 0, 1$ **Operands** Operation $(destination) \leftarrow (f) - (W)$ Status Affected C, DC, Z OP-Code ff00 0010 dfff ffff Description Subtract (2's complement method) W register from register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'. Cycle Example SUBWX REG1, 1 B: REG1 =0x03, W =0x02, C =?, Z =?A: REG1 =0x01, W =0x02, C =1, Z =0SUBWX REG1, 1 B: REG1 =0x02, W =0x02, C =?, Z =? A: REG1 =0x00, W =0x02, C =1, Z =1SUBWX REG1, 1 B: REG1 =0x01, W =0x02, C =?, Z =? A: REG1 =0xFF, W =0x02, C =0, Z =0

SWAPX Swap Nibbles in "f"

SWAPX f [,d] **Syntax Operands** $f: 000h \sim 1FFh, d: 0, 1$ Operation (destination, $7\sim4$) \leftarrow (f. $3\sim0$), (destination. $3\sim0$) \leftarrow (f. $7\sim4$) Status Affected OP-Code ff00 1110 dfff ffff Description The upper and lower nibbles of register 'f' are exchanged. If 'd' is 0, the result is placed in W register. If 'd' is 1, the result is placed in register 'f'. Cycle SWAPX REG1, 0 B : REG1 = 0xA5Example A : REG1 = 0xA5, W = 0x5A

TABRH Return DPTR high byte to W

Syntax TABRH Operands Operation $(W) \leftarrow ROM[DPTR]$ high byte content, $(TABR) \leftarrow ROM[DPTR]$ high byte content, Where DPTR = {DPH[max:8], DPL[7:0]} Status Affected 0000 0000 0101 1000 OP-Code The W and TABR register is loaded with high byte of ROM[DPTR]. This is a Description two-cycle instruction. Cycle Example MOVLW (TAB1&0xFF) **MOVWX** ;Where DPL is register DPL **MOVLW** (TAB1>>8)&0xFFMOVWX **DPH** ;Where DPH is register **TABRL** W = 0x89, TABR = 0x89**TABRH** W = 0x37, TABR = 0x37ORG 0234H TAB1: DT 0x3789, 0x2277 :ROM data 16 bits



TABRL Return DPTR low byte to W

Syntax TABRL

Operands -

Operation $(W) \leftarrow ROM[DPTR]$ low byte content, $(TABR) \leftarrow ROM[DPTR]$ low byte content,

Where $DPTR = \{DPH[max:8], DPL[7:0]\}$

Status Affected -

OP-Code 0000 0000 0101 0000

Description The W and TABR register is loaded with low byte of ROM[DPTR]. This is a

two-cycle instruction.

Cycle 2

Example MOVLW (TAB1&0xFF)

MOVWX DPL ;Where DPL is register

MOVLW (TAB1>>8)&0xFF

MOVWX DPH ;Where DPH is register

TABRL ;W =0x89, TABR=0x89 TABRH ;W =0x37, TABR=0x37

ORG 0234H

TAB1:

DT 0x3789, 0x2277 ;ROM data 16 bits

TSTX Test if "f" is zero

Syntax TSTX f

Operands $f: 000h \sim 1FFh$ Operation Set Z flag if (f) is 0

Status Affected Z

OP-Code ff00 1000 1fff ffff

Description If the content of register 'f' is 0, Zero flag is set to 1.

Cycle 1

Example TSTX REG1 B : REG1 = 0, Z = ?

A : REG1 = 0, Z = 1

XORLW Exclusive OR Literal with W

Syntax XORLW k
Operands k: $00h \sim FFh$ Operation (W) \leftarrow (W) XOR k

Status Affected Z

OP-Code 0001 1101 kkkk kkkk

Description The contents of the W register are XOR'ed with the eight-bit literal 'k'. The result

is placed in the W register.

Cycle 1

Example XORLW 0xAF B: W=0xB5

A:W=0x1A



XORWX Exclusive OR W with "f" XORWX f [,d] Syntax Operands f:000h ~ 1FFh, d:0, 1 Operation $(destination) \leftarrow (W) XOR (f)$ Status Affected Ż

OP-Code ff00 0110 dfff ffff

Description Exclusive OR the contents of the W register with register 'f'. If 'd' is 0, the result is

stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

Cycle

Example XORWX REG1, 1 B : REG1 = 0xAF, W = 0xB5

A : REG1 = 0x1A, W = 0xB5



ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings $(T_A = 25 \,^{\circ}C)$

Parameter	Rating	Unit
Supply voltage	V_{SS} -0.3 to V_{SS} +5.5	
Input voltage	V_{SS} -0.3 to V_{CC} +0.3	V
Output voltage	V_{SS} -0.3 to V_{CC} +0.3	
Output current high per 1 PIN	-25	
Output current high per all PIN	-80	mA
Output current low per 1 PIN	+30	IIIA
Output current low per all PIN	+150	
Maximum operating voltage	5.5	V
Operating temperature	-40 to +105	°C
Storage temperature	-65 to +150	C

2. DC Characteristics ($T_A = 25$ °C, $V_{CC} = 5.0$ V, unless otherwise specified)

Parameter	Symbol	Cond	itions	Min.	Тур.	Max.	Unit
Operating Voltage		Fsys = 20 M (RDCTL=8ns)(PV	MHz (FXT) VMCKS=FIRC*1)	3.1	-	5.5	V
	V_{cc}		MHz (FIRC) VMCKS=FIRC*1)	2.3	_	5.5	V
		Fsys = 8 MI	Hz (FIRC/2)	1.4	_	5.5	V
Input High Voltage	V_{IH}	All Input	$V_{CC} = 3.0 \sim 5.0 V$	$0.6V_{CC}$	_	V_{CC}	V
Input Low Voltage	$V_{\rm IL}$	All Input	$V_{CC} = 3.0 \sim 5.0 V$	V_{ss}	-	$0.2V_{CC}$	V
I/O port			$V_{CC} = 5.0V,$ $V_{OH} = 4.5V$	6	12.7	-	mA
Source Current	I_{OH}	All I/O pin	$V_{CC} = 3.0V,$ $V_{OH} = 2.7V$	2.5	5.3	5.5 5.5 5.5 V _{CC}	
	I_{OL}	All I/O pin except PA7 (HSINK=1) All I/O pin (HSINK=0)	$V_{CC} = 5.0V,$ $V_{OL} = 0.5V$	40	89	-	mA
I/O port			$V_{CC} = 3.0V,$ $V_{OL} = 0.3V$	18	40	_	
Sink Current			$V_{CC} = 5.0V,$ $V_{OL} = 0.5V$	25	48	_	mA
I/O port Source Current I/O port Sink Current Input Leakage Current (pin high)			$V_{CC} = 3.0V,$ $V_{OL} = 0.3V$	10	21	-	IIIA
Input Leakage Current (pin high)	$I_{\rm ILH}$	All Input	$V_{IN} = V_{CC}$	_	_	1	μΑ
Input Leakage Current (pin low)	I_{ILL}	All Input	$V_{\rm IN} = 0V$	_	-	-1	μΑ



Parameter	Symbol	Cond	itions	Min.	Тур.	Max.	Unit
		FAST mode	$V_{\rm CC} = 5.0 V$	_	5.1	_	
		FXT 20 MHz POR/LVR On	$V_{CC} = 3.0V$	_	2.7	-	
		FAST mode	$V_{CC} = 5.0V$	_	4.1	_	
		FIRC 16 MHz	$V_{CC} = 3.0V$	_	2.5	_	
		FAST mode	$V_{CC} = 5.0V$	_	2.9	_	
		FIRC 8 MHz	$V_{CC} = 3.0V$	_	1.7	_	
		FAST mode	$V_{CC} = 5.0V$	_	2.3	_	
		FIRC 4 MHz	$V_{CC} = 3.0V$	_	1.4	_	
		FAST mode	$V_{CC} = 5.0V$	_	2.0	_	
		FIRC 2 MHz	$V_{CC} = 3.0V$	_	1.2	_	mA
Power Supply Current	I_{CC}	SLOW mode SXT 32 KHz	$V_{CC} = 5.0V$	-	0.67	-	
(No Load)		FIRC STOP POR/LVR On	$V_{CC} = 3.0V$	_	0.5	-	
		SLOW mode SIRC div1	$V_{CC} = 5.0V$	_	0.65	_	
		FIRC STOP POR/LVR On	$V_{CC} = 3.0V$	-	0.47	-	
		SLOW mode SIRC div1 FIRC STOP POR/LVR Off	$V_{\rm CC} = 5.0 V$	_	0.56	_	
			$V_{CC} = 3.0V$	_	0.41	_	
		IDLE mode	$V_{\rm CC} = 5.0 V$	-	8.4	_	.
		SIRC div1 POR/LVR Off	$V_{CC} = 3.0V$	_	2.7	_	μΑ
		STOP mode	$V_{\rm CC} = 5.0 V$	_	ı	1	μА
		POR/LVR Off	$V_{CC} = 3.0V$	_	-	1	
Pull-up Resistor	R_{UP}	$V_{IN} = 0 V$	$V_{CC} = 5.0V$	_	34.5	_	ΚΩ
Tun-up Resistor	КОР	Ports A, B	$V_{CC} = 3.0V$	_	35	_	11.52
1.2V LDO regulator	LDOC	No l	$V_{\rm CC} = 2.5 \sim 5.0 \mathrm{V}$ No Load		1.2	1.224	V
1.2 v LDO regulator	LDOC		5 ~ 5.0V = -20°C ~ 85°C,	1.129	1.15	1.173	V
POR Voltage	V_{POR}	$T_A =$	25°C	1.65	1.8	1.95	V

3. Clock Timing

Parameter	Condi	Min.	Typ.	Max.	Unit	
	$T_A = -40$ °C ~ 105 °C	$V_{CC} = 3.0 \sim 5.0 V$	-5%	16	+2%	
	$T_A = -40^{\circ}C \sim 105^{\circ}C$	$V_{CC} = 4.0 \text{ V}$	-3%	16	+1.5%	
FIRC Frequency (*)	$T_A = 0$ °C ~ 70 °C	$V_{CC} = 4.0 \text{ V}$	-2%	16	+1.5%	MHz
	$T_A = 25$ °C	$V_{CC} = 3.0 \sim 5.0 \text{ V}$	-1%	16	+1%	
	$T_A = 25$ °C	$V_{CC} = 4.0 \text{ V}$	-0.5%	16	+0.5%	

^(*) FIRC frequency can be divided by 1/2/4/8.

4. Reset Timing Characteristics $(T_A = 25^{\circ}C)$

Parameter	Conditions	Min.	Typ.	Max.	Unit
RESET Input Low width	Input $V_{CC} = 5.0 \text{ V} \pm 10 \%$	-	11	-	μs
WDT time	$V_{CC} = 5.0 \text{ V}, \text{WDTPSC} = 11b$	_	1344	-	ms
WKT time	$V_{CC} = 5.0 \text{ V}, \text{WKTPSC} = 11b$	_	84	-	ms
CPU start up time	$V_{CC} = 5.0 \text{ V}$	-	21	_	ms



5. LVR Circuit Characteristics $(T_A = 25$ °C)

TM56M1522/21H

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
			_	2.05	_	
			_	2.20	_	
			_	2.30	_	
			_	2.45	_	
			_	2.60	_	
			_	2.75	_	
			_	2.90	_	
I VD Voltage	LVD	T - 25°C	_	3.00	_	v
LVR Voltage	LVR _{th}	$T_A = 25$ °C	_	3.15	_	V
			_	3.30	_	
			_	3.45	_	
			_	3.60	_	
			_	3.70	_	
			_	3.85	_	
	_	_	4.00	_		
			_	4.15	_	
LVR Hysteresis Window	V _{HYS_LVR}	$T_A = 25$ °C	_	0	_	mV
Low Voltage Detection time	T_{LVR}	$T_A = 25$ °C	100	-	_	μs

TM56M1522B/22C/22L

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit	
				-	1.80	_	
			-	1.93	_		
			-	2.07	_		
			-	2.21	_		
			-	2.36	_		
			_	2.49	_		
			_	2.63	_		
LVR Voltage	I WD	LVR_{th} $T_A = 25$ °C	_	2.77	_	V	
LVK voltage	L V K _{th}		_	2.91	_		
			_	3.06	_		
			_	3.20	_		
			_	3.34	_		
			-	3.48	_		
			_	3.63	_		
			_	3.77	_]	
			_	3.90	_		
LVR Hysteresis Window	V_{HYS_LVR}	$T_A = 25$ °C	ı	0	_	mV	
Low Voltage Detection time	T_{LVR}	$T_A = 25$ °C	100	_	_	μs	



6. LVD Circuit Characteristics $(T_A = 25 \,^{\circ}\text{C})$

TM56M1522/21H

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
			_	2.20	_	
			_	2.30	_	
			_	2.45	_	
			_	2.60	_	
			-	2.75	_	
			ı	2.90	_	
			ı	3.00	_	
LVD Voltage	LVD_{th}	$T_A = 25$ °C	ı	3.15	_	V
			-	3.30	_	
				-	3.45	_
			_	3.60	_	
			_	3.70	_	
			_	3.85	_	
			-	4.00	_	
			-	4.15	_	
LVD Hysteresis	V	LVDHYS = 0	-	0	_	mV
Window	V_{HYS_LVD}	LVDHYS = 1	_	36	_	111 V
Low Voltage Detection time	T_{LVD}	$T_A = 25$ °C	100	_	_	μs

TM56M1522B/22C/22L

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit			
			-	1.93	_				
			-	2.06	_				
			-	2.19	_				
			-	2.35	_				
			-	2.48	_				
			_	2.62	_				
			_	2.76	_				
LVD Voltage	LVD_{th}	$T_A = 25$ °C	_	2.89	_	V			
			_	3.03	_				
			l L	_	3.16	_			
						-	3.30	_	
			_	3.45	_				
			_	3.59	_				
		<u> </u>	-	3.73	_				
			-	3.87	_				
LVD Hysteresis	V	LVDHYS = 0	_	0	_	mV			
Window	V_{HYS_LVD}	LVDHYS = 1	-	65	_	111.V			
Low Voltage Detection time	T_{LVD}	$T_A = 25$ °C	100	_	_	μs			



7. ADC Electrical Characteristics ($T_A = 25$ °C, $V_{CC} = 3.0 V$ to 5.5 V, $V_{SS} = 0 V$)


Parameter	Conditions	Min.	Typ.	Max.	Units
Total Accuracy		_	±3	_	
Integral Non-Linearity	$V_{CC} = 5.0V, V_{SS} = 0V, F_{ADC} = 1 \text{ MHz}$	_	±3.2	-	LSB
Differential Non-Linearity		_	±1	±4	
	Source impedance (Rs<10K ohm)	_	_	2	
May Input Clask from (E.)	Source impedance (Rs<20K ohm)	_	-	1	MHz
Max Input Clock freq. (F _{ADC})	Source impedance (Rs<50K ohm)	_	_	0.5	MHZ
	Source is VBG (ADCHS=01110b)	_	_	2	1
Conversion Time	$F_{ADC} = 1 \text{ MHz}$ (Include sample and hold time)	_	42	_	μs
D IC WILL D C	25° C, $V_{CC} = 3.0 V \sim 5.0 V$	-1%	1.20	+1%	V
BandGap Voltage Reference (V _{BG})	$25^{\circ}\text{C} \sim 105^{\circ}\text{C}, V_{\text{CC}} = 3.0\text{V} \sim 5.0\text{V}$	-1%	1.20	+1.5%	V
(VBG)	$-20^{\circ}\text{C} \sim 105^{\circ}\text{C}, V_{\text{CC}} = 3.0\text{V} \sim 5.0\text{V}$	-2%	1.20	+1.5%	V
ADC reference voltage (V _{REF})	25° C, $V_{CC} = 3.0 V \sim 5.5 V$	-1.2%	2.48	+1.2%	V
(ADVREFS=01b)	$-20^{\circ}\text{C} \sim 105^{\circ}\text{C}, V_{\text{CC}} = 3.0\text{V} \sim 5.5\text{V}$	-2.5%	2.48	+2%	V
ADC reference voltage (V _{REF})	25° C, $V_{CC} = 3.0 V \sim 5.5 V$	_	2	_	V
(ADVREFS=11b)	$-20^{\circ}\text{C} \sim 105^{\circ}\text{C}, V_{\text{CC}} = 3.0\text{V} \sim 5.5\text{V}$	_	2	_	V
V _{CC} /4 reference voltage	$25^{\circ}\text{C}, V_{\text{CC}} = 3.0\text{V} \sim 5.5\text{V}$	-1%	$0.25V_{CC}$	+1%	V
Input Voltage	-	V _{SS}	_	V _{CC}	V


8. Comparator Characteristics ($T_A = 25$ °C, $V_{CC} = 3.0V$ to 5.5V, $V_{SS} = 0V$)

Parameter	Conditions	Min.	Typ.	Max.	Units
Power supply		2.2	ı	5.5	V
Quiescent Current	$V_{CC} = 5.0V$	-	100	_	μΑ
DAC Current	$V_{CC} = 5.0V$	60	ı	220	μΑ
$ m V_{OS_CMP}$	$V_{CC} = 5.0V$	-15	-	15	mV
$ m V_{CM_CMP}$	$V_{CC} = 5.0V$	0	ı	V _{CC} -0.5	V
$ m V_{HYS_CMP}$	$V_{CC} = 5.0V$	_	25	_	mV





9. Characteristics Graphs



















Note: The user must switch RDCTL to "8ns" to enhance the performance of minimal operating voltage.











PACKAGING INFORMATION

Please note that the package information provided is for reference only. Since this information is frequently updated, users can contact Sales to consult the latest package information and stocks.


The ordering information:


Ordering number	Package
TM56M1522/22B/22C/21H-MTP	Wafer / Dice blank chip
TM56M1522/22B/22C/21H-COD	Wafer / Dice with code
TM56M1522/22B/22C/22L/21H-MTP-16	SOP 16-pin (150 mil)
TM56M1522-MTP-15	SOP 14-pin (150 mil)
TM56M1522/22C/21H-MTP-53	MSOP 10-pin (118 mil)
TM56M1522/22C/21H-MTP-14	SOP 8-pin (150 mil)
TM56M1522/22C/21H-MTP-96	QFN 16-pin (3*3*0.75 - 0.5mm)
TM56M1522/22C/21H-MTP-B4	DFN 10-pin (3*3*0.75 - 0.5mm)

DETAIL A



SOP-16 (150 mil) Package Dimension





MS-012 (AC)

* NOTES: DIMENSION "D" DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.


MOLD FLASH, PROTRUSIONS AND GATE BURRS SHALL


NOT EXCEED 0.15 MM (0.006 INCH) PER SIDE.


JEDEC




SOP-14 (150 mil) Package Dimension












SYMBOL	DIMENSION IN MM			DIMENSION IN INCH			
SYMBOL	MIN	NOM	MAX	MIN	NOM	MAX	
A	1.35	1.55	1.75	0.0532	0.0610	0.0688	
A1	0.10	0.18	0.25	0.0040	0.0069	0.0098	
В	0.33	0.42	0.51	0.0130	0.0165	0.0200	
С	0.19	0.22	0.25	0.0075	0.0087	0.0098	
D	8.55	8.65	8.75	0.3367	0.3410	0.3444	
Е	5.80	6.00	6.20	0.2284	0.2362	0.2440	
E1	3.80	3.90	4.00	0.1497	0.1536	0.1574	
e		1.27 BSC			0.050 BSC		
h	0.25	0.38	0.50	0.0099	0.0148	0.0196	
L	0.40	0.84	1.27	0.0160	0.0330	0.0500	
θ	0°	4°	8°	0°	4°	8°	
JEDEC			MS-01	2 (AB)			




MSOP-10 (118 mil) Package Dimension









CVMDOL	DI	MENSION IN M	ſМ	DIN	MENSION IN IN	ЮH
SYMBOL	MIN	NOM	MAX	MIN	NOM	MAX
A	0.81	0.96	1.10	0.032	0.038	0.043
A1	0.05	0.10	0.15	0.002	0.004	0.006
A2	0.75	0.85	0.95	0.030	0.034	0.037
В	0.17	0.22	0.27	0.007	0.009	0.011
С	0.13	0.18	0.23	0.005	0.007	0.009
D	2.90	3.00	3.10	0.114	0.118	0.122
Е	4.75	4.90	5.05	0.187	0.193	0.199
E1	2.90	3.00	3.10	0.114	0.118	0.122
e		0.50 BSC			0.020 BSC	
L	0.40	0.55	0.70	0.016	0.022	0.028
θ	0°	3°	6°	0°	3°	6°
JEDEC						

⚠ * NOTES : DIMENSION "D" DOES NOT INCLUDE MOLD PROTRUSIONS OR GATE BURRS.


MOLD PROTRUSIONS AND GATE BURRS SHALL NOT EXCEED 0.12 MM ($0.005\,$ INCH) PER SIDE.


DIMENSION "EI" DOES NOT INCLUDE MOLD PROTRUSIONS


MOLD PROTRUSIONS SHALL NOT EXCEED 0.25 MM (0.010 INCH) PER SIDE.




SOP-8 (150 mil) Package Dimension










CVMDOL	DIMENSION IN MM			DIMENSION IN INCH		
SYMBOL	MIN	NOM	MAX	MIN	NOM	MAX
A	1.35	1.55	1.75	0.0532	0.0610	0.0688
A1	0.10	0.18	0.25	0.0040	0.0069	0.0098
В	0.33	0.42	0.51	0.0130	0.0165	0.0200
С	0.19	0.22	0.25	0.0075	0.0087	0.0098
D	4.80	4.90	5.00	0.1890	0.1939	0.1988
Е	5.80	6.00	6.20	0.2284	0.2362	0.2440
E1	3.80	3.90	4.00	0.1497	0.1536	0.1574
e		1.27 BSC			0.050 BSC	
h	0.25	0.38	0.50	0.0099	0.0148	0.0196
L	0.40	0.84	1.27	0.0160	0.0330	0.0500
θ	0°	4°	8°	0°	4°	8°
JEDEC			MS-01	2 (AA)		

 $\underline{\mathbb{A}}$ * Notes : dimension " d " does not include mold flash, protrusions or gate burrs. Mold flash, protrusions and gate burrs shall

NOT EXCEED 0.15 MM ($0.006\,$ INCH) PER SIDE.




QFN-16 (3*3*0.75-0.5mm) Package Dimension



SYMBOL	MILLIMETER					
STMBOL	MIN	NOM	MAX			
A	0.70	0.75	0.80			
A1	-	0.02	0.05			
b	0.18	0.25	0.30			
c	0. 18	0.20	0. 25			
D	2. 90	3.00	3. 10			
D 2	1. 55	1.65	1.75			
e	(. 50BSC				
Ne	1	. 50BSC				
Nd	1	. 50BSC				
Е	2. 90	3, 00	3. 10			
E2	1, 55	1, 65	1.75			
L	0, 35	0.40	0.45			
h	0.20	0. 25	0.30			
L/F载体尺寸 (mil)		75x75				

DFN-10 (3*3*0.75-0.5mm) Package Dimension



ITEM	MILLIMETER					
LIEM	Min	Nom.	Max.			
Α	0.70	0.75	0.80			
A1	ï	0.02	0.05			
b	0.18	0.25	0.30			
с	0.18	0.20	0.25			
D	2.90	3.00	3. 10			
D2	2.40	2.50	2.60			
е		0.50BSC				
Nd		2.00BSC				
E	2.90	3.00	3.10			
E2	1.45	1.55	1.65			
L	0.30	0.40	0.50			
h	0. 20	0. 25	0.30			
Pla	ting	Sn-	-Bi			
Thiel	rnass	7~9	Oum			